A High Resolution Time-to-Digital Converter on FPGA for Time-Correlated Single Photon Counting

by Qiuchen Yuan

B.S. July 2010, Beijing University of Technology

A Thesis submitted to

The Faculty of
School of Engineering and Applied Sciences
of The George Washington University
in partial fulfillment of the requirements
for the degree of Master of Science

August 31st, 2012

Thesis directed by

Mona E. Zaghloul

Chair, Department of Electrical and Computer Engineering,
Director of the Institute for MEMS/NEMS and VLSI Technologies
Dedicated to my Family and friends
Acknowledgments

First, I would like to express my gratitude to my advisor Dr. Mona Zaghloul and my co-advisor Dr. Jerry Wu for their support and guidance throughout my graduate school career at GWU. It was a nice and a rewarding experience to work with them.

I am extremely grateful to Zhenyu Li, and Bowei Zhang for the engaging technical discussions and advice.

Last but not least I would like to thank my family for providing me with constant encouragement and support.
Abstract of Thesis

A high resolution Time-to-Digital Converter on FPGA for time-correlated single photon counting

Time-Correlated Single Photon Counting (TCSPC) can provide not only the time information of a photon, but also the photon density information. Based on the conclusion of usual time interval measuring methods, this thesis presents the scheme of Time-to-Digital Converter (TDC) based on delay line structure, meeting the TCSPC system’s requirement for high timing resolution. The TDC design uses Field-Programmable Gate Arrays (FPGA) devices as the platform. The FPGA platform is chosen because the design process of ASIC device not only can be expensive, especially if produced in small quantities, but also the design process is complex due to the long turn-around time and layout phase. This TDC device contains one main coarse counter and two fine counters, which use multiple parallel tapped delay lines to make the find counter more accurate. In this thesis, we use Altera Cyclone III EP3C25 chip to implement the TDC. The simulation of the Verilog code is using ModelSim SE 6.1f; and implement the TDC in Quartus 2 9.0. The histogram of the TCSPC in PC can get from FPGA board; and the communication between the FPGA board and PC by using RS-232. The realized TDC using Verilog, and it was tested by using software simulation and on-board test, and the implemented resulted in TDC system time resolution below 200 ps.
# Table of Contents

Dedication ......................................................................................................................... ii

Acknowledgments ............................................................................................................... iii

Abstract of Thesis .............................................................................................................. iv

List of Figures .................................................................................................................... vi

List of Tables ..................................................................................................................... vii

Chapter 1: Introduction ........................................................................................................... 1

Chapter 2: Introduction of Time Difference Measurement .................................................... 8

Chapter 3: The TDC Architecture ....................................................................................... 16

Chapter 4: Optimize the TDC Architecture ....................................................................... 23

Chapter 5: Simulation ......................................................................................................... 26

Chapter 6: Measurement ..................................................................................................... 29

Chapter 7: Conclusion ......................................................................................................... 44

Reference ............................................................................................................................. 46

Appendix ............................................................................................................................ 50
List of Figures

Figure 1.1..................................................................................................................3
Figure 1.2..................................................................................................................4
Figure 1.3..................................................................................................................5
Figure 1.4..................................................................................................................6
Figure 2.1..................................................................................................................8
Figure 2.2..................................................................................................................9
Figure 2.3.................................................................................................................10
Figure 2.4................................................................................................................13
Figure 3.1.................................................................................................................16
Figure 3.2.................................................................................................................17
Figure 3.3.................................................................................................................18
Figure 3.4.................................................................................................................19
Figure 3.5.................................................................................................................21
Figure 3.6.................................................................................................................22
Figure 4.1.................................................................................................................24
Figure 4.2.................................................................................................................25
Figure 5.1.................................................................................................................27
Figure 5.2.................................................................................................................28
Figure 6.1.................................................................................................................29
Figure 6.2.................................................................................................................31
Figure 6.3.................................................................................................................32
List of Tables

Table 1 ......................................................................................................................... 15
Table 2 ......................................................................................................................... 28
Table 3 ......................................................................................................................... 43
Chapter 1

Introduction

1. Motivation

With the development of biology medicine, space environment detection, and nuclear detection technology, single photon counting technology was applied widely in biology fluorescent and spectroscopic measurement. The technology can provide not only the time information of a photon, but also the photon density information. Using this technology, time-resolved fluorescence spectroscopy is very powerful in fundamental physics. Using short light or flash, typically a laser pulse, the time-resolved fluorescence spectroscopy can be implemented in the time domain, which requires recording the time dependent intensity profile of the emitted light upon excitation. In principle, one could attempt to record the time decay profile of the signal from a single excitation-emission cycle, the practical problems is very challenging. First of all, the decay to be recorded is very fast. Typical fluorescence from important organic fluorophores lasts only some hundred picoseconds to some tens of nanoseconds. In order to recover not only fluorescence lifetimes but also the decay shape, one must be able to resolve the recorded signal at least to such an extent, that the decay is represented by some tens of samples. This work is very hard to get result with ordinary electronic transient recorders. It’s too weak to sample analog time decay for the light. Indeed the signal may consist of just a few photons per excitation for one emission cycle. Then the discrete nature of the signal itself prohibits analog sampling. Due to
collection optic losses, spectral limits of detector sensitivity or photo-bleaching at higher excitation power, the limits is still there, even if one has some reserve to increase the excitation power to obtain more fluorescence light [1].

The solution for both problems is Time-Correlated Single Photon Counting (TCSPC). With periodic excitation, from a laser; it is possible to extend the data collection over multiple cycles and one can reconstruct the single cycle decay profile from single photon events collected over many cycles. The method is based on the repetitive precisely timed registration of single photons of a fluorescence signal. The reference for the timing is the corresponding excitation pulse. Provided that the probability of registering more than one photon per cycle is low, the histogram of photon arrivals per time bin represents the time decay one would have obtained from a “single shot” time-resolved analog recording. The precondition of single photon probability can (and must) be met by simply attenuating the light level at the sample if necessary [2].

The diagram illustrates how the histogram is formed over multiple cycles, shown in Fig. 1.1. In the example, fluorescence is excited by laser pulses. The time difference between excitation and emission is measured by electronics that act like a stop watch. If the single photon probability condition is met, there will actually be no photons for several cycles. This situation is shown after the third laser pulse. It should be noted that the occurrence of a photon or an empty cycle is entirely random and can only be described in terms of probabilities. The histogram is collected in a memory on FPGA board, where one memory cell holds the photon counts for one corresponding time bin, which is often called time channels.
Fig. 1.1 Start-stop-time between laser pulses and photon

We need to record one photon by the single photon detector (SPAD) [3]. The time difference between the photon event and the corresponding laser pulse must be measured, like fluorescence photon.

The timing acquisition process consists of three phases shown in Fig. 1.2. The clock is running all the time, when laser pulse is high, the start signal is high. When photon is gone, the stop signal is high. First, the time interval $t_2$ between the rising edges of the START signal and the subsequent reference clock edge is measured. Then, a coarse counter measures the time interval $t_1$ between the two rising edges of the reference clock immediately following the START and the STOP signals. The same procedure is exploited to measure the time interval $t_3$ between the rising edges of the STOP signal and the subsequent reference clock. The time interval between the START and STOP signals, $T= t_1 + t_2 - t_3$. The fine conversion dynamic ranges $t_2$ and $t_3$ are limited to only one reference clock cycle [4]. The START and STOP signal come from the single photon detector (SPAD).
Fig. 1.2 The timing acquisition process consists of three phases

The actual time difference measurement is done by using fast digital timing result electronics. It is then used to lead to the memory in FPGA, so that each timing value corresponds to one memory (histogram bin), shown in Fig. 1.3. All steps are carried out by fast electronics so that the processing time required for each photon event can be as short as possible [5]. The histogram memory can be read out when time of the user set is up.

To get the histogram, X-axis is the result from FPGA counter time, and Y-axis is the number of the photon with the corresponding counter time. For example, with 1 second period time, the histogram will display a result for the corresponding number of the counter time.
Fig. 1.3 The 40 memory bins histogram in FPGA

2. Accurate Time Difference Measurement

A technic called Time to Digital Converter (TDC) is the solution to get the accurate time difference measurement. For many years the main methods used to achieve the hundreds of picoseconds resolution have been based on time-stretching, Vernier and tapped delay lines. These techniques were designed both in ASIC and Field-Programmable Gate Arrays (FPGA) devices. However, the design process of an ASIC device not only can be expensive, especially if produced in small quantities, but also the design process is complex due to the long turn-around time and layout phase. On the other hand, low cost, fast development cycle and commercial availability are several driving motivations for using general purpose FPGA to implement the TDC without using any external circuits [6].
In this thesis, the TCSPC systems block diagram is shown in Fig. 1.4. We will introduce the TDC design and the method to get the histogram of TCSPC in the following section.

![TCSPC systems block diagram](image)

**Fig. 1.4 The TCSPC systems**

3. **Organization of the thesis**

There are seven chapters in this thesis. Chapter 1 gives an introduction to the research, including a short summary of a few receiver architectures and significant advantages of TDC converter on FPGA for time correlated single photon counting.

Chapter 2 introduces the theoretical basis of the time to digital measurement. After the introduction to the measurement method, the FPGA structure and function will be introduced. The historical development of the TDC, which will give the development history of TDC based on FPGA, will be presented.

Chapter 3 introduces the design of the TDC stricter. The TDC include delay line fine time counter module, coarse time counter module, encode module, and transfer data module.

Chapter 4 analyzes the optimization of the TDC based on FPGA module. Using three different delay lines for the fine time counter, and get the average of the timing result to get an accurate result for the TDC time correlated single photon counting.
Chapter 5 focuses on simulation of the TDC structure. Using Quartus II 9.0 and ModelSim SE 6.1f to get the simulation result.

In chapter 6, the measurement of the TDC structure will show up. The thesis will use FPGA to get the board level measurement result and analysis the result.

In chapter 7, conclusion will be presented.
Chapter 2

Introduction of Time Difference Measurement

1. The Methods of Time-to-Digital Converter

Because a large number of demand for the measurement of time, there are many time-to-digital conversion circuits come to our research. Depending on the application, each of the time-to-digital converter circuit has its own characteristics and applications [7].

1.1 Counter Method

In digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal.

![Counter Method basic structure](image)

Fig. 2.1 The Counter Method basic structure

Counter technology to achieve the principle of time-to-digital conversion circuit is very simple; the core is a clock counter in the system. The principle of the counter is shown in
Fig. 2.1, so the start signal will get the DFF signal to an adder, and then the counter will work.

1.2 Current Integration Method

The current integration method used earlier in the time interval measurement, Fig. 2.2 shows the basic structure of current integration method.

![Fig. 2.2 The Current Integration basic structure](image)

The voltage after the capacitor charged is: \( V_{\text{cm}} = I (t_2 - t_1) / C \) [8], \( t_2 - t_1 \) is the different time for the measurement.

The time to digital converter resolution is very high, mainly due to the constant current source of stability, linearity of the capacitor and leakage current, resolution and accuracy of the ADC chip. Another important point is that the current integration point is highly sensitive to noise.

The problem with the conversion circuit during the measurements is a lot of dead time between the two measurements. There is another negative point for the current integration technology is the dynamic range is not big enough.
1.3 Time Magnify Method

The analog time amplification technology is an extension of the current integration technology. In this scenario, the time interval to be measured is magnified to $K$ times. $K$ is defined as the amplification factor, and its size depends on the parameters of the circuit, shown in Fig. 2.3.

![Fig. 2.3 The Time Magnify basic structure](image)

1.4 Vernier Calipers Method

The basic principle of the vernier caliper is to use two clocks of small cycle difference, the difference of two clock cycles as the time unit of measurement. The basic idea comes from the French mathematician Pierre Vernier, who invented vernier caliper. The vernier caliper can also be seen as a time amplification technology. But the Vernier Calipers method is not fit for this project, because this method is not accurate enough.
2. The History of the development of TDC

Much work has been done in this field [9]. In 1995, an FPGA-based approach was proposed by Kalisz, et al. [10]. They made use of the difference between a latch delay and a buffer delay of QuickLogic’s FPGA and achieved a time resolution of 100 ps [11]. Already in 1997, Kalisz et al. achieved a resolution of 200 ps on a QuickLogic FPGA [12]. In 2002, Andaloussi, et al. reported a novel TDC architecture based on a two-dimensional time delay matrix [13]. The architecture was implemented in a XCV3000 Virtex FPGA from Xilinx. The resulting TDC allowed for time measurements over a 21 ms range with a 150 ps resolution. In the same year, Fries, et al. realized a TDC in an FPGA using a 192 MHz quadrature clock [14]. This implementation achieved a resolution of better than 1.4 ns. In 2003, a TDC was implemented in an ACEX 1K FPGA from Altera by Wu, et al. [15]. This TDC used cascade chains of the FPGA and offered a time resolution of about 400 ps. In the same year, Zielinski, et al. implemented a high-resolution time interval measuring system in a single FPGA device [16]. The bin size of the system was 500 ps. In 2004, a TDC with 75 ps single shot resolution was implemented in an FPGA from Xilinx by Xie, et al. [17]. The TDC was based on a counter and a two steps cascading delay line. In the same year, Szymanowski, et al. implemented a high-resolution TDC with two stage interpolators in a QL12X16B from QuickLogic [18]. The TDC had 200 ps resolution and standard measurement uncertainty below 140 ps. Xie, et al. extended in 2005 the previous approaches and achieved a resolution of 75 ps [19].

Wu, et al. implemented the TDL method in an Altera Cyclone II FPGA and proposed two methods to improve the resolution of the TDC beyond the intrinsic cell delay of the chain. The resolution was improved from 40 ps to 25 ps RMS with the first method and
down to 10 ps RMS with the second method but on cost of a larger resource effort and an increased dead time [20]. A TDC with 40 ps resolution based on the Vernier method was implemented by Junnarkar et al. in 2008 [21]. In 2009 a “pure” TDL version was implemented by Favi et al. on a Virtex-5 FPGA that is fabricated in the 65 nm process. On this chip a resolution of 17 ps (standard deviation) was achieved in some placement configurations [22].

3. The Basic Principle and Structure of FPGA [23]

A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC). FPGAs can be used to implement any logical function that an ASIC could perform.

In addition to digital functions, some FPGAs have analog features. The most common analog feature is programmable slew rate and drive strength on each output pin, allowing the engineer to set slow rates on lightly loaded pins that would otherwise ring unacceptably, and to set stronger, faster rates on heavily loaded pins on high-speed channels that would otherwise run too slow. Another relatively common analog feature is differential comparators on input pins designed to be connected to differential signaling channels. A few "mixed signal FPGAs" have integrated peripheral Analog-to-Digital Converters (ADCs) and Digital-to-Analog Converters (DACs) with analog signal conditioning blocks allowing them to operate as a system-on-a-chip.[5] Such devices blur the line between an FPGA, which carries digital ones and zeros on its internal programmable interconnect fabric, and field-programmable analog array (FPAA), which
carries analog values on its internal programmable interconnect fabric. In this thesis, the FPGA we used is Altera DE2-70, shown in Fig. 2.4.

![Altera DE2-70](image)

**Fig. 2.4 Altera DE2-70**

4. **Use FPGA to Impalement TDC**

With the rapid development of microelectronic technology, FPGA (Field Programmable Gate Array) devices are widely used in communication, intelligent control, information processing and suchlike fields. Embedded real-time image processing technology, as a security monitoring and industrial implementation of the smart key components, is becoming one of these days' hot issues on research because of its wide range of application prospects.

The general embedded system can be divided as follows types: general processors, ASIC, digital signal processor (DSP) and Field Programmable Gate Array (FPGA). General processors is used commonly in general areas of simple image processing tasks, or
applied to system with the custom image processing chip. ASIC which designed for specific Application integrated circuits, can be integrated in one or more processor cores, as well as a special image processing module (such as lens correction, smooth filtering, compression coding, etc.). It can achieve to a higher degree of parallel processing and the highest efficiency. However, long development cycles and high development costs of ASIC make it cannot suitable for the TDC implementation. Reconfigurable system is characterized by the use of reprogrammable devices; it can change the circuit structure on line, which makes the system both flexible and simple. Computing systems Based on this technology has a wide application prospect in TDC implementation.

Table 1 lists the performance comparison of ASIC, reconfigurable computer and microprocessor for implementing algorithms.

Up until recently, TDC circuits have almost exclusively been implemented as application-specific integrated circuits (ASICs), but by the last decade, many implementations were produced on configurable circuits such as field-programmable gate arrays (FPGAs). This is mostly attributable to the dazzling progress of that technology, considerably reducing the domain of circuits that can only be implemented as ASICs. One of the main incentives for FPGA implementation is probably the lower cost and lower design time required. However, since more and more digital systems target programmable fabrics, an FPGA implementation of a TDC can also provide a straightforward way of realizing high precision on-chip measurement [23].

In the project, we use DE2-70 board as the FPGA hardware. Because this FPGA board has many I/O port, which means it can help me to get more information. And the speed of
Altera Cyclone® II 2C70 FPGA device is fit for this project. If I can get a faster FPGA chip, I think the revolution for the TDC can better than this one.

TABLE I. PERFORMANCE COMPARISON

<table>
<thead>
<tr>
<th>Implementation</th>
<th>PC</th>
<th>Reconfiguration</th>
<th>ASIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Speed</td>
<td>Slow</td>
<td>Fast</td>
<td>Very fast</td>
</tr>
<tr>
<td>Parallelism</td>
<td>Instruction Level</td>
<td>Most</td>
<td>Any</td>
</tr>
<tr>
<td>Cost</td>
<td>Small</td>
<td>Small</td>
<td>Big</td>
</tr>
<tr>
<td>Scalability</td>
<td>Easy</td>
<td>Normal</td>
<td>Hard</td>
</tr>
</tbody>
</table>
Chapter 3

The TDC Architecture

In the TDC architecture, we use multiple tapped delay lines to make the fine counter more accurate. Using the fine time counter, fine time encoder and coarse time counter to get the timing result, and then we can save it in the RAM on FPGA.

The simplified circuit diagram of the TDC architecture is shown in Fig. 3.1. There are two fine time counters, because the TDC resolution is limited by the ultra-large delay cells, corresponding to the carry chain crossing at the boundaries of the logic array blocks. The apparent widths of these ultra-large delay cells can be several times bigger than the average cell delay width. At the last stage of the TDC, all time measurements are averaged to provide the final measure. And it also has one coarse time counter, encoder, and RAM in the FPGA.

![Fig. 3.1 Block diagram of the TDC architecture](image)
1. Multiple Tapped Delay Lines

The tapped delay line method is probably the most intuitive approach to achieve fine time interval measurement. The idea is to tap a delay line at N points, effectively producing delayed copies of the input signal (Fig. 3.2). Ideally, these copies are regularly delayed so that the sampling resolution is increased by a factor N.

Fig. 3.2 Single tapped delay line architecture

In order to obtain the smallest delays possible within an FPGA, a widespread approach consists in implementing the delay line with a fast dedicated routing structure such as the carry chain provided for arithmetic circuits. Fig. 3.3 illustrates a possible implementation using an N-bit adder. Initially, the data input is low and each output Sum\(_n\) is high. Upon reception of an impulse on the data input, a low level signal starts to propagate along the summation outputs, from LSB to MSB. Then on the next rising edge of the clock signal, the Sum output is latched and the highest index n for which Sum\(_n\) is low is used to determine the time interval between the rising edges of data and clk inputs. This index n is typically obtained by connecting the latched Sum output Q to a priority encoder [24].
Because of fabrication process variations and irregularities in FPGA architectures, delays $t_n$ are generally not uniform. Moreover, the so small $t$ required by high resolution makes clock skew far from negligible. Therefore, a calibration process is required to take into account this non-linearity and reduce measurement errors. It is possible to estimate the relative size of each division (differential non-linearity) by means of a code density test, in which the TDC is stimulated with $K$ pseudorandom test pulses. The relative size $r_n$ of each division’s $n$ against the ideal value of 1LSB can then be estimated by Equation 1. Given that the ideal value of 1LSB is obtained by the ratio $T_s/n$, where $T_s$ corresponds to the sampling clock period, it is possible to express the time size $t_n$ of each division with the following Equations.

$$
 r_n = \frac{N \times nbHits(n)}{K}
$$

$$
 t_n = r_n \times \frac{T_s}{N} = \frac{T_s \times nbHits(n)}{K}
$$

Once the time sizes $t_n$ of each divisions are estimated, it is possible to provide a more accurate relation between TDC code (from priority encoder) and time interval measurement, $C_n$ to $T_n$, where $T_n$ is simply given by this Equation:
\[ T_n = \sum_{k=0}^{n} t_k \]

As a result, it is rather straightforward to compensate the non-linearity of the tapped delay line by inserting a lookup table, implementing the relation \( C_n \) to \( T_n \), at the output of the priority encoder [25].

2. TDC Fine Time Counter Architectures

In the FPGAs available today, there are high-speed chain structures that vendors designed for general-purpose applications. A few well-known examples are carry chains, cascade chains, sum-of-products chains. These chain structures provide short predefined routes between identical logic elements. They are ideal for TDC delay chain implementation. The delay line based TDC measures time difference between the HIT signal and the timing reference clock CLK signal as shown in Fig. 3.4.

![Fig. 3.4 TDC Delay Line architectures](image)

The third delay line uses in this TDC architecture. In the first two delay line, the delay cell is determined only by one transistor, like inverter. While the third delay line is determined by the subtraction of the two delay cells, which means the delay time can be more accurate. The time of the HIT delay cell must shorter than the time of CLK delay cell. In this configuration the STOP signal is the 50 MHz system clock. The START signal after
each delay unit is sampled by the corresponding flip-flop on the rising edge of the STOP signal. In this configuration the delay line is created by the logic gate structure.

The delay line based TDC measures the time difference between the HIT signal and the timing reference clock CLK signal. The TDC can be classified by the signals being delayed and the signals used to clock the register array, as shown in Fig. 3.4.

The only TDC architecture that requires dual counters or Gray code counters is when the HIT signal is used as the clock for the register array. When the HIT signal arrives to record the coarse time, the coarse time counter driven by the CLK may be in an unstable condition and an incorrect time may be recorded.

In this architecture, two counters driven by both edges of CLK or Gray counters are utilized. With dual counters, at least one of them is stable and is selected based on the most significant bit of the fine time. Using a Gray counter, at most one bit is flipping at each clock edge, so the error of the unstable edge is confined in a single bit and can be corrected later.

3. **Coarse Time Counter**

The coarse counter has a 16 bits data width and is used in free-running mode. When the START signal transition occur the current state of the counter is sampled by the START register, and the same operation occurs also when the STOP signal is delivered to the TDC. The difference between the STOP and START register is the coarse measurement of the time interval, as shown in Fig. 3.5.
FPGA-based TDCs use the architecture in which the HIT is delayed and CLK is used as the register array clock. In this case, the coarse time counter can be a plain binary counter and is implemented as shown in Fig. 3.5.

The input hit is recorded in the register array and the location is encoded as a fine time bin number. Note that the uncertainty of the relative timing between the hit and the CLK is confined in the register array which is the value to be measured by the TDC. All other signals are derived from the output of the register array and their timing is well-defined by the CLK.

While the fine time is being encoded, a data valid signal is generated by the hit detect logic. The simplest hit detect logic senses the logic level difference between both ends of the register array so that a data valid signal is generated for the clock cycle when the wave union is inside the array. This data valid signal is used to enable writing both the fine time and the coarse time into the temporary storage RAM. Note that only at the zero-suppression stage, i.e., when writing the valid hits into the temporary storage, the coarse time is
concatenated with the fine time. There may be other pipeline stages to process the fine time before saving it into the temporary storage and it is not necessary to introduce the coarse time in those pipeline stages. The setup and hold times are guaranteed since both the coarse time counter and the RAM block are driven by the same clock signal CLK.

4. **Fine Time Encoder Block**

The data from fine time counter, as discussed above, is not the final result; it needs an encoder to convert the original data to a readable binary data. The encoder will calculate the number of the DFF, which has changed from 0 to 1. And then output the data corresponding to the timing data of the signal. The `fine_encoder` is the name of the fine time encoder block, which has one input and one output, shown in Fig. 3.6. The input signal `nDFF` is the number of the DFF from one clock period, while the output `nTIME` is the time information for the Matlab use. Each DFF means 200ps in the delay line, so the time result output is based on this number.

![Fig. 3.6 The fine_encoder in the Quartus 2 9.0](image)
Chapter 4

Optimize the TDC Architecture

In this section, we present our proposed TDC architecture using multiple parallel tapped delay lines.

The motivation for using multiple parallel tapped delay lines can easily be understood from a simple example limited to two tapped delay lines. In Fig. 4.1, the time divisions of each tapped delay line are represented by a ruler. Fig. 4.1(a) illustrates the case with ideal tapped-delay lines and input offset value time 1 to 0. Along each ruler, the time T_n of each division is shown and each rectangular division contains the registered Sum_n bit value, Q_n. For each line, we define the division Time_n by the sum of T_n associated to Q_n, in addition to the delay line offset value 1 to 0. Selecting the highest division Time_n as a final measure, it can be observed that the resolution can be improved by a factor 2. Fig. 4.1(b) illustrates the more realistic case of non-uniform delays with random delay line input offsets. In that example, some resulting divisions can be very small or even lost, resulting in less than one resolution improvement factors. Using more tapped delay lines leads obviously to even better resolutions. In this work, we propose to select the final measure based on the pattern defined by the combination of each division Time_n. At this time, the final measure associated to a given pattern is produced by averaging all division Time_n outputs.
Fig. 4.1 Example illustrating the use of multiple tapped delay lines

(a) Ideal situation with uniform delays and optimized offset value

(b) Real case featuring tapped delay lines with non-uniform delays
The architecture of the proposed TDC implementing the idea previously illustrated is presented in Fig. 4.2. It features M tapped delay lines implemented as N-bit adders, each followed by a priority encoder to convert the adder’s output thermometer code into the largest time division index, n, for which $Q_n$ is at a logical low level. The LUTs following the encoders implement the relation $C_n$ to division $\text{Time}_n$, which is obtained by calibration. At the last stage of the TDC, all time measurements are averaged to provide the final measure [25].

Fig. 4.2 Architecture of the proposed TDC using multiple parallel tapped delay lines.
Chapter 5

Simulation

In this work, we use Altera Cyclone III EP3C25 chip to implement the TDC, simulate the Verilog code by ModelSim SE 6.1f and implement the TDC in Quartus 2 9.0.

1. Introduction to ModelSim

ModelSim is a powerful simulator that can be used to simulate the behavior and performance of logic circuits. The simulator allows the user to apply inputs to the designed circuit, usually referred to as test vectors, and to observe the outputs generated in response. The user can use the Waveform Editor to represent the input signals as waveforms.

ModelSim is a powerful HDL simulation tool that allows you to stimulate the inputs of your modules and view both outputs and internal signals. It allows us to do both behavioral and timing simulation; however, this document will focus on behavioral simulation.

In behavioral simulation, we can write models that will not necessarily synthesize. This code cannot be synthesized, but it is intended to give a true reflection of the behavior of the memory chip so that you can test whether your memory controller is functioning properly.

The ModelSim SE 6.1f is shown in Fig. 5.1.
We need to design the test code for the original Verilog code, and run the simulation to get the waveform.

2. The Result of the Simulation

After the simulation, we get the result for both coarse counter and fine counter, shown in Fig. 5.2. In this result: `start_input` is the start signal, `stop_input` is the stop signal, `q_output` is the result for the counter. After the start signal becomes to ‘1’, the counter begins to count, and this process will stop until the stop signal appear.
Fig. 5.2 Coarse counter simulation result

The fine counter timing simulation result is shown in TABLE II. Using the “Delay Both” structure in Fig. 3.4, we can get the delay cell data from ModelSim, and the time gap is about 133 ps, based on the simulation result.

TABLE II. DELAY LINE CELL SIMULATION

<table>
<thead>
<tr>
<th>No.</th>
<th>Delay Cell $T_1$ (ps)</th>
<th>Delay Cell $T_2$ (ps)</th>
<th>$T_1$-$T_2$ (ps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3810</td>
<td>3674</td>
<td>136</td>
</tr>
<tr>
<td>2</td>
<td>3805</td>
<td>3674</td>
<td>131</td>
</tr>
<tr>
<td>3</td>
<td>3805</td>
<td>3674</td>
<td>131</td>
</tr>
</tbody>
</table>
Chapter 6

Measurement

In this work, the TCSPC setup is shown in Fig. 6.1. We used signal generator and the PerkinElmer SPCM-AQR SPAD, as the FPGA board input for the START and STOP signal. And then connect the FPGA board to a PC by RS--232 port. Finally, the photon histogram results stored in the on-board RAM are loaded to the PC and analyzed by using Matlab.

Fig. 6.1(a) TCSPC Measurement architecture

Fig. 6.1(b) The block diagram of TCSPC Measurement
Matlab will analysis the data, which is obtained from the RAM in FPGA. Then it will plot every bin’s count in a frame of axis based on the total time we set for test period. Also, it will calculate the total photon appear in this test period [26].

1. Quartus II 9.0

Quartus II by Altera is a PLD Design Software which is suitable for high-density Field Programmable Gate Array (FPGA) designs, low-cost FPGA designs, and Complex Programmable Logic Devices CPLD designs.

The Quartus II system includes full support for all of the popular methods of entering a description of the desired circuit into a CAD system.

Computer Aided Design (CAD) software makes it easy to implement a desired logic circuit by using a programmable logic device [27], such as a field-programmable gate array (FPGA) chip. A typical FPGA CAD flow is illustrated in Figure 6.2.
The CAD flow involves the following steps:

- Design Entry – the desired circuit is specified either by means of a schematic diagram, or by using a hardware description language, such as Verilog or VHDL.
- Synthesis – the entered design is synthesized into a circuit that consists of the logic elements (LEs) provided in the FPGA chip.
1. 

- Functional Simulation – the synthesized circuit is tested to verify its functional correctness; this simulation does not take into account any timing issues
- Fitting – the CAD Fitter tool determines the placement of the LEs defined in the netlist into the LEs in an actual FPGA chip; it also chooses routing wires in the chip to make the required connections between specific LEs
- Timing Analysis – propagation delays along the various paths in the fitted circuit are analyzed to provide an indication of the expected performance of the circuit
- Timing Simulation – the fitted circuit is tested to verify both its functional correctness and timing
- Programming and Configuration – the designed circuit is implemented in a physical FPGA chip by programming the configuration switches that configure the LEs and establish the required wiring connections

2. The Operation of the TDC

![Block Diagram](image)

Fig. 6.3 The block diagram in Quartus 2 software
The TDC has three important modules, fine counter, coarse counter, and encoder, shown in Fig. 6.3. Each of them is described in the chapter 3, and I need to put them together to become a system.

When the start signal comes into the FPGA, the fine counter and coarse counter will begin to count. After the stop signal, the counter will output the information to encoder. And then FPGA will save the time information into the RAM on FPGA board. This is one process cycle of the TDC work. After the counter finish one cycle, it will reset to ‘0’, and wait for the next signal input.

For the TCSPC system, I need to count the photon number within a fixed time period, like 10s. So after the system finish 10s counting work, it will send the data to PC by RS-232 port. PC will read the data and use Matlab to build a histogram for TCSPC.

In the Matlab environment, I use RS-232 port to get the FPGA data, and then draw a histogram, shown in Fig. 6.4.

```matlab
for j=1:test_time
    for i=1:(histogram_period/time_resolution)
        fprintf(s, '*IDN?');
        Count(i) = fscanf(s,'%u');
    end
    plot((1:(histogram_period/time_resolution))*5,Count,'--rs');
    Count_sum(j) = sum(Count);%
    plot(j,Count_sum(j),'*');
    hold on;
    pause(accumulation_time);
end
```

Fig. 6.4 One code in Matlab to draw histogram

The code is one part in Matlab to draw the histogram. After PC get the data from RS-232 port, it will become a histogram in the next step.
3. The Test Environment

3.1 The test environment

Fig. 6.1 is the test environment in this project. Because I need to know the resolution for the TDC, so I need to measure the delay cell in the fine counter. In one clock cycle, the signal will go through some delay cells, which is the max delay cell number. In this situation, I will record the max delay cell number to get the resolution for the delay line.

3.2 The process of the test environment

First, I connected each component in this project. The input for FPGA board is signal generator and SPAD.

Second, I need to do the compilation; the Quartus II can get the summary about the project, shown in Fig. 6.5. This step is to synthesize the Verilog code to a real circuit, and then route, place into the FPGA. After compilation, I can get a .sof file, which is the FPGA download file in Quartus II.

![The compilation result](image)

Fig. 6.5 The compilation result in Quartus II
The next step is to get the download file from the Quartus II. The type of this file is .sof, so I need to download it to the FPGA chip by Quartus II, shown in Fig. 6.6.

![Fig. 6.6 The download process in Quartus II](image)

After download the .sof file to the FPGA, the FPGA board can work under the Verilog code environment, shown in Fig. 6.7.
After I set up every component, I start to use signal generator to give the start signal; and I use SPAD to give the stop signal. After that, the histogram will show up in my PC.

4. Test Result

The SignalTap Logic Analyzer Editor can debug the design in real-time and at high-speed while performing an analysis in the Quartus II software. We used this technic as the oscillograph in the testing environment. After opening the SignalTap Logic Analyzer, we need to assign the pin to get waveform, shown in Fig. 6.8.

Fig. 6.7 The FPGA board after the Verilog code download
We tested the delay cell by one clock signal period using signal generator, shown in Fig. 6.9 (a), which is got from SignalTap Analyzer in Quartus 2. By using the SignalTap Logic Analyzer, I will record the max delay cell number to get the resolution for the delay line.

The clock signal is 125MHz after use PLL in FPGA, and it uses 22 delay cells for one clock period, so we can calculate the delay resolution for each delay cell. In this case, the resolution in Fig. 6.9 (a) is about 200 ps.
Because the ‘1’ in time period for 125MHz is 4ns, and there are 22 delay cells in the period, so each of them must has 181.8ps to delay the signal:

\[
Resolution \ Time = \frac{1}{2f \times N}
\]

To compare the two designs in Chapter 4, one is before the optimization, and another is after the optimization. The TDC system timing result before the optimization is shown in Fig. 6.9 (b).

![Fig. 9 (a) The TDC system timing result before the optimization](image)

After that, I test a random signal with SPAD, and we get the histogram for about 1s each stop in the Matlab. By using Matlab, I can get this histogram. In the Matlab environment, I use RS-232 port to get the FPGA data, and then draw a histogram, shown in Fig. 6.10.
Fig. 6.10 The code in Matlab to draw histogram

The actual time difference measurement is done by using fast digital timing result electronics. It is then used to lead to the memory in FPGA, so that each timing value corresponds to one memory (histogram bin). The histogram memory can be read out when time of the user set is up. By using this technic, the histogram of photon arrivals per time bin represents the time decay one would have obtained from a “single shot” time-resolved analog recording. The precondition of single photon probability can (and must) be met by simply attenuating the light level at the sample if necessary.
The counting number for 1s comes from the RAM in FPGA, shown in Fig. 6.11(a). Each number in X-axis is the one memory bin, which is the delay cell number. The Y-axis is the total counter number for each bin with 1s.

![Graph](image)

Fig. 6.11(a) The counting number for 1s from SAPD
FPGA sent the data to PC once per second, so we can get the total photon number for a customer set time, such as 10s period as showed in Fig. 6.11(b). Each X-axis number is the time from 1 to 10 second. This histogram is a 10 second record for the photon counting. Because the max frequency of dark count is 250Hz [28], so we get the right number.

![Graph showing total photon number from SAPD](image)

**Fig. 6.11(b)** The histogram about total photon number from SAPD

5. **Frequency Influence**
Because there are two elements, F and N, in the equation:

\[
\text{Resolution Time} = \frac{1}{2f \cdot N}
\]

So I need to know the clock frequency influence. And the number of the delay cells will also change based on the different clock frequency.

Here is the result table about the change of frequency, shown in table 3.

**TABLE III, CLOCK FREQUENCY, NUMBER OF DELAY CELLS, AND THE TIME RESOLUTION**

<table>
<thead>
<tr>
<th>Frequency (MHz)</th>
<th>N (delay cells)</th>
<th>Time resolution (PS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>75</td>
<td>35</td>
<td>190.5</td>
</tr>
<tr>
<td>100</td>
<td>28</td>
<td>178.6</td>
</tr>
<tr>
<td>125</td>
<td>22</td>
<td>181.8</td>
</tr>
<tr>
<td>150</td>
<td>18</td>
<td>185.2</td>
</tr>
<tr>
<td>175</td>
<td>15</td>
<td>190.5</td>
</tr>
<tr>
<td>200</td>
<td>14</td>
<td>178.6</td>
</tr>
<tr>
<td>225</td>
<td>12</td>
<td>185.2</td>
</tr>
<tr>
<td>250</td>
<td>10</td>
<td>200.0</td>
</tr>
<tr>
<td>275</td>
<td>9</td>
<td>202.0</td>
</tr>
<tr>
<td>300</td>
<td>9</td>
<td>185.2</td>
</tr>
</tbody>
</table>
And here is the plot for this result, shown in Fig. 6.12.

![Graph showing the result for the clock frequency, number of delay cells, and time resolution.](image)

**Fig. 6.12** The result for the clock frequency, number of delay cells, and time resolution

The result shows that the resolution time does not change a lot for the different clock frequency. Because the number of the delay cells is based on the different clock. And the real reason for the resolution time is the single delay time in each delay cell.
Chapter 7

Conclusion

The speed of semiconductor devices are becoming faster and faster. This allows us to have high resolution digital counter and short delay elements. Therefore, it is possible to develop a low cost and high resolution TDC exploiting FPGA based techniques. After compare four different methods for TDC structure, we propose to use the counter method as our structure, which has two fine time counters, one coarse time counter, encoder, and RAM. The TDC device uses one coarse counter and two fine counters. The fine counter is a multiple parallel tapped delay line structure, which can make the counter more accurate. The motivation for using multiple parallel tapped delay lines can easily be understood from a simple example limited to two tapped delay lines. Because the parallel tapped delay line structure can get the all-time measurements, and then averaged everyone to provide the final measure.

Time-Correlated Single Photon Counting (TCSPC) is using TDC as the core component. With periodic excitation, from a laser; it is possible to extend the data collection over multiple cycles and one can reconstruct the single cycle decay profile from single photon events collected over many cycles. The method is based on the repetitive precisely timed registration of single photons of a fluorescence signal. The reference for the timing is the corresponding excitation pulse. Provided that the probability of registering more than one photon per cycle is low, the histogram of photon arrivals per time bin represents the time decay one would have obtained from a “single shot” time-resolved analog recording. The
precondition of single photon probability can (and must) be met by simply attenuating the light level at the sample if necessary.

In this thesis, we use Altera Cyclone III EP3C25 chip to implement the TDC, the communication between the FPGA board and PC by using RS-232, which can get the histogram of the TCSPC system. The TDC system is modeled and simulated by the Verilog code under ModelSim SE 6.1f simulation environment and implemented the TDC system in Quartus 2 9.0. In one clock cycle, the signal will go through some delay cells, which is the max delay cell number. In this situation, I will record the max delay cell number to get the resolution for the delay line. In the Matlab environment, it is using RS-232 port to get the FPGA data, and then draw a histogram. In the framework of the TDC implement by using Verilog, we verified and compared the architecture of the delay element by using software simulation and on-board test. In this case, the TDC resolution is below 200ps. This Time-Correlated Single Photon Counting (TCSPC) is an accurate and low cost device to get the fluorescence lifetime and photon density.
Reference


Appendix

1. Verilog Code

1.1 Top-level

module tdc_stop_adder(
  clk,
  rst,
  cnt_en,
  data_in_start,
  data_in_sttop,
  uart_tx,
  clk_0,
  clk_180,
  clk_delayin,
  data_in_delay,
  delay_out_stop,
  Q_stop
);

input                      clk;
input                      rst;
input                      cnt_en;
input          data_in_start;
input          data_in_sttop;
output         uart_tx;
output         clk_0;
output         clk_180;
output         clk_delayin;
output         data_in_delay;
output         delay_out_stop;
output         [6:0] Q_stop;

wire          SYNTHESIZED_WIRE_183;
wire          SYNTHESIZED_WIRE_184;
wire          SYNTHESIZED_WIRE_2;
wire          SYNTHESIZED_WIRE_3;
wire          [15:0] SYNTHESIZED_WIRE_4;
wire          [11:0] SYNTHESIZED_WIRE_5;
wire          SYNTHESIZED_WIRE_6;
wire          SYNTHESIZED_WIRE_8;
wire          SYNTHESIZED_WIRE_9;
wire          SYNTHESIZED_WIRE_10;
wire          SYNTHESIZED_WIRE_11;
wire          SYNTHESIZED_WIRE_12;
wire          SYNTHESIZED_WIRE_13;
wire SYNTHESIZED_WIRE_14;
wire SYNTHESIZED_WIRE_15;
wire SYNTHESIZED_WIRE_16;
wire SYNTHESIZED_WIRE_17;
wire SYNTHESIZED_WIRE_18;
wire SYNTHESIZED_WIRE_19;
wire SYNTHESIZED_WIRE_20;
wire SYNTHESIZED_WIRE_21;
wire SYNTHESIZED_WIRE_22;
wire SYNTHESIZED_WIRE_23;
wire SYNTHESIZED_WIRE_24;
wire SYNTHESIZED_WIRE_25;
wire SYNTHESIZED_WIRE_26;
wire SYNTHESIZED_WIRE_27;
wire SYNTHESIZED_WIRE_28;
wire SYNTHESIZED_WIRE_29;
wire SYNTHESIZED_WIRE_30;
wire SYNTHESIZED_WIRE_31;
wire SYNTHESIZED_WIRE_32;
wire SYNTHESIZED_WIRE_33;
wire SYNTHESIZED_WIRE_34;
wire SYNTHESIZED_WIRE_35;
wire SYNTHESIZED_WIRE_36;
wire SYNTHESIZED_WIRE_37;
wire SYNTHESIZED_WIRE_38;
wire SYNTHESIZED_WIRE_39;
wire SYNTHESIZED_WIRE_40;
wire SYNTHESIZED_WIRE_41;
wire SYNTHESIZED_WIRE_42;
wire SYNTHESIZED_WIRE_43;
wire SYNTHESIZED_WIRE_44;
wire SYNTHESIZED_WIRE_45;
wire SYNTHESIZED_WIRE_46;
wire SYNTHESIZED_WIRE_47;
wire SYNTHESIZED_WIRE_48;
wire SYNTHESIZED_WIRE_49;
wire SYNTHESIZED_WIRE_51;
wire [6:0] SYNTHESIZED_WIRE_52;
wire [7:0] SYNTHESIZED_WIRE_53;
wire [11:0] SYNTHESIZED_WIRE_54;
wire [11:0] SYNTHESIZED_WIRE_55;
wire [11:0] SYNTHESIZED_WIRE_56;
wire [11:0] SYNTHESIZED_WIRE_57;
wire [11:0] SYNTHESIZED_WIRE_58;
wire [11:0] SYNTHESIZED_WIRE_59;
wire [11:0] SYNTHESIZED_WIRE_60;
wire [11:0] SYNTHESIZED_WIRE_84;
wire [11:0] SYNTHESIZED_WIRE_85;
wire [11:0] SYNTHESIZED_WIRE_86;
wire [11:0] SYNTHESIZED_WIRE_87;
wire [11:0] SYNTHESIZED_WIRE_88;
wire [11:0] SYNTHESIZED_WIRE_89;
wire [11:0] SYNTHESIZED_WIRE_90;
wire [11:0] SYNTHESIZED_WIRE_91;
wire [11:0] SYNTHESIZED_WIRE_92;
wire [11:0] SYNTHESIZED_WIRE_93;
wire [11:0] SYNTHESIZED_WIRE_94;
wire [11:0] SYNTHESIZED_WIRE_95;
wire [11:0] SYNTHESIZED_WIRE_96;
wire [11:0] SYNTHESIZED_WIRE_97;
wire [11:0] SYNTHESIZED_WIRE_98;
wire [11:0] SYNTHESIZED_WIRE_99;
wire [11:0] SYNTHESIZED_WIRE_100;
wire [11:0] SYNTHESIZED_WIRE_101;
wire [11:0] SYNTHESIZED_WIRE_102;
wire [11:0] SYNTHESIZED_WIRE_103;
wire [11:0] SYNTHESIZED_WIRE_104;
wire [11:0] SYNTHESIZED_WIRE_105;
wire [11:0] SYNTHESIZED_WIRE_106;
wire [11:0] SYNTHESIZED_WIRE_107;
wire [11:0] SYNTHESIZED_WIRE_108;
wire [11:0] SYNTHESIZED_WIRE_109;
wire [11:0] SYNTHESIZED_WIRE_110;
wire [11:0] SYNTHESIZED_WIRE_111;
wire [11:0] SYNTHESIZED_WIRE_112;
wire [11:0] SYNTHESIZED_WIRE_113;
wire [11:0] SYNTHESIZED_WIRE_114;
wire [11:0] SYNTHESIZED_WIRE_115;
wire [11:0] SYNTHESIZED_WIRE_116;
wire [11:0] SYNTHESIZED_WIRE_117;
wire [11:0] SYNTHESIZED_WIRE_118;
wire [11:0] SYNTHESIZED_WIRE_119;
wire [11:0] SYNTHESIZED_WIRE_120;
wire [11:0] SYNTHESIZED_WIRE_121;
wire [11:0] SYNTHESIZED_WIRE_122;
wire [11:0] SYNTHESIZED_WIRE_123;
wire [11:0] SYNTHESIZED_WIRE_124;
wire [11:0] SYNTHESIZED_WIRE_125;
wire [11:0] SYNTHESIZED_WIRE_126;
wire [11:0] SYNTHESIZED_WIRE_127;
wire [11:0] SYNTHESIZED_WIRE_128;
wire [11:0] SYNTHESIZED_WIRE_129;
wire [11:0] SYNTHESIZED_WIRE_130;
wire [11:0] SYNTHESIZED_WIRE_131;
wire [11:0] SYNTHESIZED_WIRE_132;
wire [11:0] SYNTHESIZED_WIRE_133;
wire [11:0] SYNTHESIZED_WIRE_134;
wire [11:0] SYNTHESIZED_WIRE_135;
wire [11:0] SYNTHESIZED_WIRE_136;
wire [11:0] SYNTHESIZED_WIRE_137;
wire [11:0] SYNTHESIZED_WIRE_138;
wire [11:0] SYNTHESIZED_WIRE_139;
wire [11:0] SYNTHESIZED_WIRE_140;
wire [11:0] SYNTHESIZED_WIRE_141;
wire [11:0] SYNTHESIZED_WIRE_142;
wire [11:0] SYNTHESIZED_WIRE_143;
wire [11:0] SYNTHESIZED_WIRE_144;
wire [11:0] SYNTHESIZED_WIRE_145;
wire [11:0] SYNTHESIZED_WIRE_146;
wire [11:0] SYNTHESIZED_WIRE_147;
wire [11:0] SYNTHESIZED_WIRE_148;
wire [11:0] SYNTHESIZED_WIRE_149;
wire [11:0] SYNTHESIZED_WIRE_150;
wire [11:0] SYNTHESIZED_WIRE_151;
wire [11:0] SYNTHESIZED_WIRE_152;
wire [11:0] SYNTHESIZED_WIRE_153;
wire [11:0] SYNTHESIZED_WIRE_154;
wire [11:0] SYNTHESIZED_WIRE_155;
wire [11:0] SYNTHESIZED_WIRE_156;
wire [11:0] SYNTHESIZED_WIRE_157;
wire [11:0] SYNTHESIZED_WIRE_158;
wire [11:0] SYNTHESIZED_WIRE_159;
wire [11:0] SYNTHESIZED_WIRE_160;
wire [11:0] SYNTHESIZED_WIRE_161;
wire [11:0] SYNTHESIZED_WIRE_162;
wire [11:0] SYNTHESIZED_WIRE_163;
wire [11:0] SYNTHESIZED_WIRE_164;
wire [11:0] SYNTHESIZED_WIRE_165;
wire [11:0] SYNTHESIZED_WIRE_166;
wire [11:0] SYNTHESIZED_WIRE_167;
wire [11:0] SYNTHESIZED_WIRE_168;
wire [11:0] SYNTHESIZED_WIRE_169;
wire [11:0] SYNTHESIZED_WIRE_170;
wire [11:0] SYNTHESIZED_WIRE_171;
wire [11:0] SYNTHESIZED_WIRE_172;
wire [11:0] SYNTHESIZED_WIRE_173;
wire [11:0] SYNTHESIZED_WIRE_174;
wire [11:0] SYNTHESIZED_WIRE_175;
wire [11:0] SYNTHESIZED_WIRE_176;
wire [11:0] SYNTHESIZED_WIRE_177;
wire [11:0] SYNTHESIZED_WIRE_178;
wire [6:0] SYNTHESIZED_WIRE_179;
wire SYNTHESIZED_WIRE_181;
wire [7:0] SYNTHESIZED_WIRE_182;

assign clk_0 = SYNTHESIZED_WIRE_183;
assign clk_delayin = SYNTHESIZED_WIRE_49;
assign Q_stop = SYNTHESIZED_WIRE_52;

counter_start

    b2v_inst(
        .clk(SYNTHESIZED_WIRE_183),
        .rst(rst),
        .en_cnt(cnt_en),
        .start(data_in_start),
        .stop(data_in_sstop),
        .code_en(SYNTHESIZED_WIRE_51),
        .cnt_out(SYNTHESIZED_WIRE_53));

defparam b2v_inst.idle = 4'b0000;
defparam b2v_inst.start_rise = 4'b0010;
defparam b2v_inst.stop_rise = 4'b0011;
defparam b2v_inst.wait_signal = 4'b0001;
data_to_uart

.b2v_inst10(
  .clk(SYNTHESESIZED_WIRE_184),
  .rst(rst),
  .en_cnt(cnt_en),
  .data_in_idle(SYNTHESESIZED_WIRE_2),
  .data_in_en(SYNTHESESIZED_WIRE_3),
  .bcd(SYNTHESESIZED_WIRE_4),
  .data_out_en(SYNTHESESIZED_WIRE_181),
  .data_mux(SYNTHESESIZED_WIRE_179),
  .data_out(SYNTHESESIZED_WIRE_182));

defparam b2v_inst10.cell_01 = 5'b00110;
defparam b2v_inst10.cell_02 = 5'b00111;
defparam b2v_inst10.cell_110 = 5'b01010;
defparam b2v_inst10.cell_30 = 5'b01000;
defparam b2v_inst10.cell_70 = 5'b01001;
defparam b2v_inst10.delay_cell_0A = 5'b00100;
defparam b2v_inst10.delay_cell_0D = 5'b00011;
defparam b2v_inst10.delay_cell_wait = 5'b00101;
defparam b2v_inst10.idle = 5'b00000;
defparam b2v_inst10.read_data = 5'b00010;
defparam b2v_inst10.wait_signal = 5'b00001;
bintobcd_8

.bin(SYNTHESIZED_WIRE_5),
.bcd(SYNTHESIZED_WIRE_4));

pass_enable

.data_in(SYNTHESIZED_WIRE_6),
.clk(SYNTHESIZED_WIRE_183),
.rst(rst),
.data_out(SYNTHESIZED_WIRE_3));

defparam
b2v_inst13.idle = 4'b0000;
defparam b2v_inst13.wait_signal = 4'b0001;

pll_cell

.inclk0(clk),
.areset(SYNTHESIZED_WIRE_8),
.c0(SYNTHESIZED_WIRE_183),
.c1(clk_180),
.c2(SYNTHESIZED_WIRE_49));
inv_cell

.b2v_inst15(data(rst),

.result(SYNTHESIZED_WIRE_8));

add01

.b2v_inst17(data0x(SYNTHESIZED_WIRE_9),
.data10x(SYNTHESIZED_WIRE_10),
.data11x(SYNTHESIZED_WIRE_11),
.data12x(SYNTHESIZED_WIRE_12),
.data13x(SYNTHESIZED_WIRE_13),
.data14x(SYNTHESIZED_WIRE_14),
.data15x(SYNTHESIZED_WIRE_15),
.data16x(SYNTHESIZED_WIRE_16),
.data17x(SYNTHESIZED_WIRE_17),
.data18x(SYNTHESIZED_WIRE_18),
.data19x(SYNTHESIZED_WIRE_19),
.data1x(SYNTHESIZED_WIRE_20),
.data20x(SYNTHESIZED_WIRE_21),
.data21x(SYNTHESIZED_WIRE_22),
.data22x(SYNTHESIZED_WIRE_23),
.data23x(SYNTHESIZED_WIRE_24),

62
.data24x(SYNTHESIZED_WIRE_25),
.data25x(SYNTHESIZED_WIRE_26),
.data26x(SYNTHESIZED_WIRE_27),
.data27x(SYNTHESIZED_WIRE_28),
.data28x(SYNTHESIZED_WIRE_29),
.data29x(SYNTHESIZED_WIRE_30),
.data30x(SYNTHESIZED_WIRE_31),
.data31x(SYNTHESIZED_WIRE_32),
.data32x(SYNTHESIZED_WIRE_33),
.data33x(SYNTHESIZED_WIRE_34),
.data34x(SYNTHESIZED_WIRE_35),
.data35x(SYNTHESIZED_WIRE_36),
.data36x(SYNTHESIZED_WIRE_37),
.data37x(SYNTHESIZED_WIRE_38),
.data38x(SYNTHESIZED_WIRE_39),
.data39x(SYNTHESIZED_WIRE_40),
.data40x(SYNTHESIZED_WIRE_41),
.data41x(SYNTHESIZED_WIRE_42),
.data42x(SYNTHESIZED_WIRE_43),
.data43x(SYNTHESIZED_WIRE_44),
.data44x(SYNTHESIZED_WIRE_45),
.data45x(SYNTHESIZED_WIRE_46),
.data46x(SYNTHESIZED_WIRE_47),

63
inv_cell
  .data(SYNTHESIZED_WIRE_49),
  .result(data_in_delay));

delay_cell_2
  .data_in(data_in_sttop),
  .clk(clk),
  .delay_out(delay_out_stop),
  .Q0(SYNTHESIZED_WIRE_41),
  .Q1(SYNTHESIZED_WIRE_40),
  .Q2(SYNTHESIZED_WIRE_39),
  .Q3(SYNTHESIZED_WIRE_38),
  .Q4(SYNTHESIZED_WIRE_37),
  .Q5(SYNTHESIZED_WIRE_36),
  .Q6(SYNTHESIZED_WIRE_35),
  .Q32(SYNTHESIZED_WIRE_34),
  .Q33(SYNTHESIZED_WIRE_33),
  .Q34(SYNTHESIZED_WIRE_32),
  .data9x(SYNTHESIZED_WIRE_48),
  .result(SYNTHESIZED_WIRE_52));
.Q35(SYNTHESIZED_WIRE_30),
.Q36(SYNTHESIZED_WIRE_29),
.Q37(SYNTHESIZED_WIRE_28),
.Q38(SYNTHESIZED_WIRE_27),
.Q39(SYNTHESIZED_WIRE_26),
.Q16(SYNTHESIZED_WIRE_25),
.Q17(SYNTHESIZED_WIRE_24),
.Q18(SYNTHESIZED_WIRE_23),
.Q19(SYNTHESIZED_WIRE_22),
.Q20(SYNTHESIZED_WIRE_21),
.Q21(SYNTHESIZED_WIRE_19),
.Q22(SYNTHESIZED_WIRE_18),
.Q23(SYNTHESIZED_WIRE_17),
.Q24(SYNTHESIZED_WIRE_16),
.Q25(SYNTHESIZED_WIRE_15),
.Q26(SYNTHESIZED_WIRE_14),
.Q27(SYNTHESIZED_WIRE_13),
.Q28(SYNTHESIZED_WIRE_12),
.Q29(SYNTHESIZED_WIRE_11),
.Q30(SYNTHESIZED_WIRE_10),
.Q31(SYNTHESIZED_WIRE_48),
.Q7(SYNTHESIZED_WIRE_47),
.Q8(SYNTHESIZED_WIRE_46),
.Q9(SYNTHESIZED_WIRE_45),
.Q10(SYNTHESIZED_WIRE_44),
.Q11(SYNTHESIZED_WIRE_43),
.Q12(SYNTHESIZED_WIRE_42),
.Q13(SYNTHESIZED_WIRE_31),
.Q14(SYNTHESIZED_WIRE_20),
.Q15(SYNTHESIZED_WIRE_9));

code_cnt

   .clk(SYNTHESIZED_WIRE_183),
   .rst(rst),
   .cnt_en(cnt_en),
   .code_cnt_en(SYNTHESIZED_WIRE_51),
   .data_in(SYNTHESIZED_WIRE_52),
   .data_in_coarse(SYNTHESIZED_WIRE_53),
   .data_out_en(SYNTHESIZED_WIRE_6),
   .cnt_100_mem(SYNTHESIZED_WIRE_96),
   .cnt_101_mem(SYNTHESIZED_WIRE_95),
   .cnt_102_mem(SYNTHESIZED_WIRE_94),
   .cnt_103_mem(SYNTHESIZED_WIRE_93),
   .cnt_104_mem(SYNTHESIZED_WIRE_92),
   .cnt_105_mem(SYNTHESIZED_WIRE_91),
.cnt_106_mem(SYNTHESIZED_WIRE_89),
.cnt_107_mem(SYNTHESIZED_WIRE_88),
.cnt_108_mem(SYNTHESIZED_WIRE_87),
.cnt_109_mem(SYNTHESIZED_WIRE_86),
.cnt_10_mem(SYNTHESIZED_WIRE_71),
.cnt_110_mem(SYNTHESIZED_WIRE_85),
.cnt_111_mem(SYNTHESIZED_WIRE_84),
.cnt_112_mem(SYNTHESIZED_WIRE_83),
.cnt_113_mem(SYNTHESIZED_WIRE_82),
.cnt_114_mem(SYNTHESIZED_WIRE_76),
.cnt_115_mem(SYNTHESIZED_WIRE_65),
.cnt_116_mem(SYNTHESIZED_WIRE_178),
.cnt_117_mem(SYNTHESIZED_WIRE_167),
.cnt_118_mem(SYNTHESIZED_WIRE_156),
.cnt_119_mem(SYNTHESIZED_WIRE_145),
.cnt_11_mem(SYNTHESIZED_WIRE_70),
.cnt_120_mem(SYNTHESIZED_WIRE_134),
.cnt_121_mem(SYNTHESIZED_WIRE_123),
.cnt_122_mem(SYNTHESIZED_WIRE_112),
.cnt_123_mem(SYNTHESIZED_WIRE_101),
.cnt_124_mem(SYNTHESIZED_WIRE_90),
.cnt_125_mem(SYNTHESIZED_WIRE_54),
.cnt_12_mem(SYNTHESIZED_WIRE_69),
.cnt_13_mem(SYNTHESIZED_WIRE_68),
.cnt_14_mem(SYNTHESIZED_WIRE_67),
.cnt_15_mem(SYNTHESIZED_WIRE_66),
.cnt_16_mem(SYNTHESIZED_WIRE_64),
.cnt_17_mem(SYNTHESIZED_WIRE_63),
.cnt_18_mem(SYNTHESIZED_WIRE_62),
.cnt_19_mem(SYNTHESIZED_WIRE_61),
.cnt_1_mem(SYNTHESIZED_WIRE_81),
.cnt_20_mem(SYNTHESIZED_WIRE_60),
.cnt_21_mem(SYNTHESIZED_WIRE_59),
.cnt_22_mem(SYNTHESIZED_WIRE_58),
.cnt_23_mem(SYNTHESIZED_WIRE_57),
.cnt_24_mem(SYNTHESIZED_WIRE_56),
.cnt_25_mem(SYNTHESIZED_WIRE_55),
.cnt_26_mem(SYNTHESIZED_WIRE_177),
.cnt_27_mem(SYNTHESIZED_WIRE_176),
.cnt_28_mem(SYNTHESIZED_WIRE_175),
.cnt_29_mem(SYNTHESIZED_WIRE_174),
.cnt_2_mem(SYNTHESIZED_WIRE_80),
.cnt_30_mem(SYNTHESIZED_WIRE_173),
.cnt_31_mem(SYNTHESIZED_WIRE_172),
.cnt_32_mem(SYNTHESIZED_WIRE_171),
.cnt_33_mem(SYNTHESIZED_WIRE_170),
.cnt_34_mem(SYNTHESIZED_WIRE_169),
.cnt_35_mem(SYNTHESIZED_WIRE_168),
.cnt_36_mem(SYNTHESIZED_WIRE_166),
.cnt_37_mem(SYNTHESIZED_WIRE_165),
.cnt_38_mem(SYNTHESIZED_WIRE_164),
.cnt_39_mem(SYNTHESIZED_WIRE_163),
.cnt_3_mem(SYNTHESIZED_WIRE_79),
.cnt_40_mem(SYNTHESIZED_WIRE_162),
.cnt_41_mem(SYNTHESIZED_WIRE_161),
.cnt_42_mem(SYNTHESIZED_WIRE_160),
.cnt_43_mem(SYNTHESIZED_WIRE_159),
.cnt_44_mem(SYNTHESIZED_WIRE_158),
.cnt_45_mem(SYNTHESIZED_WIRE_157),
.cnt_46_mem(SYNTHESIZED_WIRE_155),
.cnt_47_mem(SYNTHESIZED_WIRE_154),
.cnt_48_mem(SYNTHESIZED_WIRE_153),
.cnt_49_mem(SYNTHESIZED_WIRE_152),
.cnt_4_mem(SYNTHESIZED_WIRE_78),
.cnt_50_mem(SYNTHESIZED_WIRE_151),
.cnt_51_mem(SYNTHESIZED_WIRE_150),
.cnt_52_mem(SYNTHESIZED_WIRE_149),
.cnt_53_mem(SYNTHESIZED_WIRE_148),
.cnt_54_mem(SYNTHESIZED_WIRE_147),
.cnt_55_mem(SYNTHESIZED_WIRE_146),
.cnt_56_mem(SYNTHESIZED_WIRE_144),
.cnt_57_mem(SYNTHESIZED_WIRE_143),
.cnt_58_mem(SYNTHESIZED_WIRE_142),
.cnt_59_mem(SYNTHESIZED_WIRE_141),
.cnt_60_mem(SYNTHESIZED_WIRE_140),
.cnt_61_mem(SYNTHESIZED_WIRE_139),
.cnt_62_mem(SYNTHESIZED_WIRE_138),
.cnt_63_mem(SYNTHESIZED_WIRE_137),
.cnt_64_mem(SYNTHESIZED_WIRE_136),
.cnt_65_mem(SYNTHESIZED_WIRE_135),
.cnt_66_mem(SYNTHESIZED_WIRE_133),
.cnt_67_mem(SYNTHESIZED_WIRE_132),
.cnt_68_mem(SYNTHESIZED_WIRE_131),
.cnt_69_mem(SYNTHESIZED_WIRE_130),
.cnt_6_mem(SYNTHESIZED_WIRE_75),
.cnt_70_mem(SYNTHESIZED_WIRE_129),
.cnt_71_mem(SYNTHESIZED_WIRE_128),
.cnt_72_mem(SYNTHESIZED_WIRE_127),
.cnt_73_mem(SYNTHESIZED_WIRE_126),
.cnt_74_mem(SYNTHESIZED_WIRE_125),
.cnt_75_mem(SYNTHESIZED_WIRE_124),
.cnt_76_mem(SYNTHESIZED_WIRE_122),
.cnt_77_mem(SYNTHESIZED_WIRE_121),
.cnt_78_mem(SYNTHESIZED_WIRE_120),
.cnt_79_mem(SYNTHESIZED_WIRE_119),
.cnt_7_mem(SYNTHESIZED_WIRE_74),
.cnt_80_mem(SYNTHESIZED_WIRE_118),
.cnt_81_mem(SYNTHESIZED_WIRE_117),
.cnt_82_mem(SYNTHESIZED_WIRE_116),
.cnt_83_mem(SYNTHESIZED_WIRE_115),
.cnt_84_mem(SYNTHESIZED_WIRE_114),
.cnt_85_mem(SYNTHESIZED_WIRE_113),
.cnt_86_mem(SYNTHESIZED_WIRE_111),
.cnt_87_mem(SYNTHESIZED_WIRE_110),
.cnt_88_mem(SYNTHESIZED_WIRE_109),
.cnt_89_mem(SYNTHESIZED_WIRE_108),
.cnt_8_mem(SYNTHESIZED_WIRE_73),
.cnt_90_mem(SYNTHESIZED_WIRE_107),
.cnt_91_mem(SYNTHESIZED_WIRE_106),
.cnt_92_mem(SYNTHESIZED_WIRE_105),
.cnt_93_mem(SYNTHESIZED_WIRE_104),
.cnt_94_mem(SYNTHESIZED_WIRE_103),
.cnt_95_mem(SYNTHESIZED_WIRE_102),
.cnt_96_mem(SYNTHESIZED_WIRE_100),
.cnt_97_mem(SYNTHESIZED_WIRE_99),
.cnt_98_mem(SYNTHESIZED_WIRE_98),
.cnt_99_mem(SYNTHESIZED_WIRE_97),
.cnt_9_mem(SYNTHESIZED_WIRE_72));

mux_cell

b2v_inst5(
.data0x(SYNTHESIZED_WIRE_54),
.data100x(SYNTHESIZED_WIRE_55),
.data101x(SYNTHESIZED_WIRE_56),
.data102x(SYNTHESIZED_WIRE_57),
.data103x(SYNTHESIZED_WIRE_58),
.data104x(SYNTHESIZED_WIRE_59),
.data105x(SYNTHESIZED_WIRE_60),
.data106x(SYNTHESIZED_WIRE_61),
.data107x(SYNTHESIZED_WIRE_62),
.data108x(SYNTHESIZED_WIRE_63),
.data109x(SYNTHESIZED_WIRE_64),
.data10x(SYNTHESIZED_WIRE_65),
.data110x(SYNTHESIZED_WIRE_66),
.data111x(SYNTHESIZED_WIRE_67),
.data112x(SYNTHESIZED_WIRE_68),
.data113x(SYNTHESIZED_WIRE_69),

72
.data22x(SYNTHESIZED_WIRE_93),
.data23x(SYNTHESIZED_WIRE_94),
.data24x(SYNTHESIZED_WIRE_95),
.data25x(SYNTHESIZED_WIRE_96),
.data26x(SYNTHESIZED_WIRE_97),
.data27x(SYNTHESIZED_WIRE_98),
.data28x(SYNTHESIZED_WIRE_99),
.data29x(SYNTHESIZED_WIRE_100),
.data30x(SYNTHESIZED_WIRE_101),
.data31x(SYNTHESIZED_WIRE_102),
.data32x(SYNTHESIZED_WIRE_103),
.data33x(SYNTHESIZED_WIRE_104),
.data34x(SYNTHESIZED_WIRE_105),
.data35x(SYNTHESIZED_WIRE_106),
.data36x(SYNTHESIZED_WIRE_107),
.data37x(SYNTHESIZED_WIRE_108),
.data38x(SYNTHESIZED_WIRE_109),
.data39x(SYNTHESIZED_WIRE_110),
.data40x(SYNTHESIZED_WIRE_111),
.data41x(SYNTHESIZED_WIRE_112),
.data42x(SYNTHESIZED_WIRE_113),
.data43x(SYNTHESIZED_WIRE_114),
.data44x(SYNTHESIZED_WIRE_115),
.data43x(SYNTHESIZED_WIRE_116),
.data44x(SYNTHESIZED_WIRE_117),
.data45x(SYNTHESIZED_WIRE_118),
.data46x(SYNTHESIZED_WIRE_119),
.data47x(SYNTHESIZED_WIRE_120),
.data48x(SYNTHESIZED_WIRE_121),
.data49x(SYNTHESIZED_WIRE_122),
.data4x(SYNTHESIZED_WIRE_123),
.data50x(SYNTHESIZED_WIRE_124),
.data51x(SYNTHESIZED_WIRE_125),
.data52x(SYNTHESIZED_WIRE_126),
.data53x(SYNTHESIZED_WIRE_127),
.data54x(SYNTHESIZED_WIRE_128),
.data55x(SYNTHESIZED_WIRE_129),
.data56x(SYNTHESIZED_WIRE_130),
.data57x(SYNTHESIZED_WIRE_131),
.data58x(SYNTHESIZED_WIRE_132),
.data59x(SYNTHESIZED_WIRE_133),
.data5x(SYNTHESIZED_WIRE_134),
.data60x(SYNTHESIZED_WIRE_135),
.data61x(SYNTHESIZED_WIRE_136),
.data62x(SYNTHESIZED_WIRE_137),
.data63x(SYNTHESIZED_WIRE_138),

.data8x(SYNTHESIZED_WIRE_162),
.data86x(SYNTHESIZED_WIRE_163),
.data87x(SYNTHESIZED_WIRE_164),
.data88x(SYNTHESIZED_WIRE_165),
.data89x(SYNTHESIZED_WIRE_166),
.data8x(SYNTHESIZED_WIRE_167),
.data90x(SYNTHESIZED_WIRE_168),
.data91x(SYNTHESIZED_WIRE_169),
.data92x(SYNTHESIZED_WIRE_170),
.data93x(SYNTHESIZED_WIRE_171),
.data94x(SYNTHESIZED_WIRE_172),
.data95x(SYNTHESIZED_WIRE_173),
.data96x(SYNTHESIZED_WIRE_174),
.data97x(SYNTHESIZED_WIRE_175),
.data98x(SYNTHESIZED_WIRE_176),
.data99x(SYNTHESIZED_WIRE_177),
.data9x(SYNTHESIZED_WIRE_178),
.sel(SYNTHESIZED_WIRE_179),
.result(SYNTHESIZED_WIRE_5));

clkdiv

.b2v_inst8(
    .clk(clk),
.rst(rst),
.clkout(SYNTHESIZED_WIRE_184));

uarttx

    .clk(SYNTHESIZED_WIRE_184),
    .reset(rst),
    .wrsig(SYNTHESIZED_WIRE_181),
    .datain(SYNTHESIZED_WIRE_182),
    .idle(SYNTHESIZED_WIRE_2),
    .tx(uart_tx));

    defparam b2v_inst9.paritymode = 1'b0;

endmodule

1.2 Coarse counter

module counter_start(
    clk,
    rst,
    en_cnt,
    start,
    stop,
    cnt_out,
code_en

);
input clk, rst, en_cnt;
input start, stop;

output [7:0] cnt_out;
reg [7:0] cnt_out;
output code_en;
reg code_en;
reg [1:0] cnt;
///< FSM

reg [3:0] state;

parameter idle = 4'd0;
parameter wait_signal = 4'd1;
parameter start_rise = 4'd2;
parameter stop_rise = 4'd3;
///<
///< detect the rise start
reg q1_pp,q2_pp;
wire en_apd_rise_pp;
always@(posedge clk)
q1_pp<=start;

always@(posedge clk)
q2_pp<=q1_pp;
assign q3_pp=!q2_pp;
assign en_apd_rise_pp=q1_pp&&q3_pp;

// detect the rise stop
reg q1_p,q2_p;
wire en_apd_rise_p;

always@(posedge clk)
q1_p<=stop;

always@(posedge clk)
q2_p<=q1_p;
assign q3_p=!q2_p;
assign en_apd_rise_p=q1_p&&q3_p;

always@(posedge clk or negedge rst)
begin
if(!rst)
begin
  cnt_out<=0;
  code_en<=0;
  cnt<=0;
  state <= idle;
end
else
begin
  case(state)
  idle://0  //
  begin
    cnt_out <=0;
    cnt<=0;
    code_en<=0;
    if(en_cnt)
      state <= wait_signal;
    else
      state <= idle;
  end
  wait_signal://1 //
  begin
  end
end
if(en_apd_rise_pp && en_cnt)
begin
state <= start_rise;
cnt_out <= cnt_out+1;
code_en<=0;
end
else
begin
state <= wait_signal;
cnt_out <= cnt_out;
code_en<=0;
end
end

start_rise: //2 //
begin

if(en_apd_rise_p)
begin
cnt_out <= cnt_out;
state <= stop_rise;
code_en<=1;
end

82
else if(en_apd_rise_pp)
begin

  state<=start_rise;
  cnt_out <= 0;
  code_en<=0;

end

else
begin
  cnt_out <= cnt_out+1;
  state <= start_rise;
  code_en<=0;
end
end

stop_rise: //3 //
begin

  if(cnt==1)
  begin
    cnt<=0;
  end
end
state <= wait_signal;
cnt_out <= 0;
code_en <= 0;
end
else
begin
cnt <= cnt + 1;
cnt_out <= cnt_out;
code_en <= 1;
state <= stop_rise;
end
end
default:
begin
cnt_out <= 0;
cnt <= 0;
code_en <= 0;
state <= idle;
end
endcase
end
endmodule
1.3 Encoder

module code_cnt (  
clk,  
rst,  
data_in,  
data_in_coarse,  
cnt_en,  
code_cnt_en,  

/ ////////////////////////////////////////////////////////////////////// output fot the 232 output 125  
cnt_1_mem,  
cnt_2_mem,  
cnt_3_mem,  
cnt_4_mem,  
cnt_5_mem,  
cnt_6_mem,  
cnt_7_mem,  
cnt_8_mem,  
cnt_9_mem,  
cnt_10_mem,  
cnt_11_mem,  
cnt_12_mem,  
cnt_13_mem,  
cnt_14_mem,
cnt_15_mem,
cnt_16_mem,
cnt_17_mem,
cnt_18_mem,
cnt_19_mem,
cnt_20_mem,
cnt_21_mem,
cnt_22_mem,
cnt_23_mem,
cnt_24_mem,
cnt_25_mem,
cnt_26_mem,
cnt_27_mem,
cnt_28_mem,
cnt_29_mem,
cnt_30_mem,
cnt_31_mem,
cnt_32_mem,
cnt_33_mem,
cnt_34_mem,
cnt_35_mem,
cnt_36_mem,
cnt_37_mem,
cnt_38_mem,
cnt_39_mem,
cnt_40_mem,
cnt_41_mem,
cnt_42_mem,
cnt_43_mem,
cnt_44_mem,
cnt_45_mem,
cnt_46_mem,
cnt_47_mem,
cnt_48_mem,
cnt_49_mem,
cnt_50_mem,
cnt_51_mem,
cnt_52_mem,
cnt_53_mem,
cnt_54_mem,
cnt_55_mem,
cnt_56_mem,
cnt_57_mem,
cnt_58_mem,
cnt_59_mem,
cnt_60_mem,
cnt_84_mem,
cnt_85_mem,
cnt_86_mem,
cnt_87_mem,
cnt_88_mem,
cnt_89_mem,
cnt_90_mem,
cnt_91_mem,
cnt_92_mem,
cnt_93_mem,
cnt_94_mem,
cnt_95_mem,
cnt_96_mem,
cnt_97_mem,
cnt_98_mem,
cnt_99_mem,
cnt_100_mem,
cnt_101_mem,
cnt_102_mem,
cnt_103_mem,
cnt_104_mem,
cnt_105_mem,
cnt_106_mem,
cnt_107_mem,
cnt_108_mem,
cnt_109_mem,
cnt_110_mem,
cnt_111_mem,
cnt_112_mem,
cnt_113_mem,
cnt_114_mem,
cnt_115_mem,
cnt_116_mem,
cnt_117_mem,
cnt_118_mem,
cnt_119_mem,
cnt_120_mem,
cnt_121_mem,
cnt_122_mem,
cnt_123_mem,
cnt_124_mem,
cnt_125_mem,
data_out_en
);

input clk, rst, code_cnt_en, cnt_en;
input [6:0] data_in;
input [7:0] data_in_coarse;

//output
output data_out_en;

//reg
reg [11:0] data_out;
reg data_out_en;
reg [39:0] cnt;

///// reg gor the 125 cnt///

reg [11:0] cnt_1;
reg [11:0] cnt_2;
reg [11:0] cnt_3;
reg [11:0] cnt_4;
reg [11:0] cnt_5;
reg [11:0] cnt_6;
reg [11:0] cnt_7;
reg [11:0] cnt_8;
reg [11:0] cnt_9;
reg [11:0] cnt_10;
reg [11:0] cnt_11;
reg [11:0] cnt_12;
reg [11:0] cnt_13;
reg [11:0] cnt_14;
reg [11:0] cnt_15;
reg [11:0] cnt_16;
reg [11:0] cnt_17;
reg [11:0] cnt_18;
reg [11:0] cnt_19;
reg [11:0] cnt_20;
reg [11:0] cnt_21;
reg [11:0] cnt_22;
reg [11:0] cnt_23;
reg [11:0] cnt_24;
reg [11:0] cnt_25;
reg [11:0] cnt_26;
reg [11:0] cnt_27;
reg [11:0] cnt_28;
reg [11:0] cnt_29;
reg [11:0] cnt_30;
reg [11:0] cnt_31;
reg [11:0] cnt_32;
reg [11:0] cnt_33;
reg [11:0] cnt_34;
reg [11:0] cnt_35;
reg [11:0] cnt_36;
reg [11:0] cnt_37;
reg [11:0] cnt_38;
reg [11:0] cnt_39;
reg [11:0] cnt_40;
reg [11:0] cnt_41;
reg [11:0] cnt_42;
reg [11:0] cnt_43;
reg [11:0] cnt_44;
reg [11:0] cnt_45;
reg [11:0] cnt_46;
reg [11:0] cnt_47;
reg [11:0] cnt_48;
reg [11:0] cnt_49;
reg [11:0] cnt_50;
reg [11:0] cnt_51;
reg [11:0] cnt_52;
reg [11:0] cnt_53;
reg [11:0] cnt_54;
reg [11:0] cnt_55;
reg [11:0] cnt_56;
reg [11:0] cnt_57;
reg [11:0] cnt_58;
reg [11:0] cnt_59;
reg [11:0] cnt_60;
reg [11:0] cnt_61;
reg [11:0] cnt_62;
reg [11:0] cnt_63;
reg [11:0] cnt_64;
reg [11:0] cnt_65;
reg [11:0] cnt_66;
reg [11:0] cnt_67;
reg [11:0] cnt_68;
reg [11:0] cnt_69;
reg [11:0] cnt_70;
reg [11:0] cnt_71;
reg [11:0] cnt_72;
reg [11:0] cnt_73;
reg [11:0] cnt_74;
reg [11:0] cnt_75;
reg [11:0] cnt_76;
reg [11:0] cnt_77;
reg [11:0] cnt_78;
reg [11:0] cnt_79;
reg [11:0] cnt_80;
reg [11:0] cnt_81;
reg [11:0] cnt_82;
reg [11:0] cnt_83;
reg [11:0] cnt_84;
reg [11:0] cnt_85;
reg [11:0] cnt_86;
reg [11:0] cnt_87;
reg [11:0] cnt_88;
reg [11:0] cnt_89;
reg [11:0] cnt_90;
reg [11:0] cnt_91;
reg [11:0] cnt_92;
reg [11:0] cnt_93;
reg [11:0] cnt_94;
reg [11:0] cnt_95;
reg [11:0] cnt_96;
reg [11:0] cnt_97;
reg [11:0] cnt_98;
reg [11:0] cnt_99;
reg [11:0] cnt_100;
reg [11:0] cnt_101;
reg [11:0] cnt_102;
reg [11:0] cnt_103;
reg [11:0] cnt_104;
reg [11:0] cnt_105;
reg [11:0] cnt_106;
reg [11:0] cnt_107;
reg [11:0] cnt_108;
reg [11:0] cnt_109;
reg [11:0] cnt_110;
reg [11:0] cnt_111;
reg [11:0] cnt_112;
reg [11:0] cnt_113;
reg [11:0] cnt_114;
reg [11:0] cnt_115;
reg [11:0] cnt_116;
reg [11:0] cnt_117;
reg [11:0] cnt_118;
reg [11:0] cnt_119;
reg [11:0] cnt_120;
reg [11:0] cnt_121;
reg [11:0] cnt_122;
reg [11:0] cnt_123;
reg [11:0] cnt_124;
reg [11:0] cnt_125;

\\\\
\\\\
\\\\ reg gor the 125 cnt to out put\\\\

output reg [11:0] cnt_1_mem;
output reg [11:0] cnt_2_mem;
output reg [11:0] cnt_3_mem;
output reg [11:0] cnt_4_mem;
output reg [11:0] cnt_5_mem;
output reg [11:0] cnt_6_mem;
output reg [11:0] cnt_7_mem;
output reg [11:0] cnt_8_mem;
output reg [11:0] cnt_9_mem;
output reg [11:0] cnt_10_mem;
output reg [11:0] cnt_11_mem;
output reg [11:0] cnt_12_mem;
output reg [11:0] cnt_13_mem;
output reg [11:0] cnt_14_mem;
output reg [11:0] cnt_15_mem;
output reg [11:0] cnt_16_mem;
output reg [11:0] cnt_17_mem;
output reg [11:0] cnt_18_mem;
output reg [11:0] cnt_19_mem;
output reg [11:0] cnt_20_mem;
output reg [11:0] cnt_21_mem;
output reg [11:0] cnt_22_mem;
output reg [11:0] cnt_23_mem;
output reg [11:0] cnt_24_mem;
output reg [11:0] cnt_25_mem;
output reg [11:0] cnt_26_mem;
output reg [11:0] cnt_27_mem;
output reg [11:0] cnt_28_mem;
output reg [11:0] cnt_29_mem;
output reg [11:0] cnt_30_mem;
output reg [11:0] cnt_31_mem;
output reg [11:0] cnt_32_mem;
output reg [11:0] cnt_33_mem;
output reg [11:0] cnt_34_mem;
output reg [11:0] cnt_35_mem;
output reg [11:0] cnt_36_mem;
output reg [11:0] cnt_37_mem;
output reg [11:0] cnt_38_mem;
output reg [11:0] cnt_39_mem;
output reg [11:0] cnt_40_mem;
output reg [11:0] cnt_41_mem;
output reg [11:0] cnt_42_mem;
output reg [11:0] cnt_43_mem;
output reg [11:0] cnt_44_mem;
output reg [11:0] cnt_45_mem;
output reg [11:0] cnt_46_mem;
output reg [11:0] cnt_47_mem;
output reg [11:0] cnt_48_mem;
output reg [11:0] cnt_49_mem;
output reg [11:0] cnt_50_mem;
output reg [11:0] cnt_51_mem;
output reg [11:0] cnt_52_mem;
output reg [11:0] cnt_53_mem;
output reg [11:0] cnt_54_mem;
output reg [11:0] cnt_55_mem;
output reg [11:0] cnt_56_mem;
output reg [11:0] cnt_57_mem;
output reg [11:0] cnt_58_mem;
output reg [11:0] cnt_59_mem;
output reg [11:0] cnt_60_mem;
output reg [11:0] cnt_61_mem;
output reg [11:0] cnt_62_mem;
output reg [11:0] cnt_63_mem;
output reg [11:0] cnt_64_mem;
output reg [11:0] cnt_65_mem;
output reg [11:0] cnt_66_mem;
output reg [11:0] cnt_67_mem;
output reg [11:0] cnt_68_mem;
output reg [11:0] cnt_69_mem;
output reg [11:0] cnt_70_mem;
output reg [11:0] cnt_71_mem;
output reg [11:0] cnt_72_mem;
output reg [11:0] cnt_73_mem;
output reg [11:0] cnt_74_mem;
output reg [11:0] cnt_75_mem;
output reg [11:0] cnt_76_mem;
output reg [11:0] cnt_77_mem;
output reg [11:0] cnt_78_mem;
output reg [11:0] cnt_79_mem;
output reg [11:0] cnt_80_mem;
output reg [11:0] cnt_81_mem;
output reg [11:0] cnt_82_mem;
output reg [11:0] cnt_83_mem;
output reg [11:0] cnt_84_mem;
output reg [11:0] cnt_85_mem;
output reg [11:0] cnt_86_mem;
output reg [11:0] cnt_87_mem;
output reg [11:0] cnt_88_mem;
output reg [11:0] cnt_89_mem;
output reg [11:0] cnt_90_mem;
output reg [11:0] cnt_91_mem;
output reg [11:0] cnt_92_mem;
output reg [11:0] cnt_93_mem;
output reg [11:0] cnt_94_mem;
output reg [11:0] cnt_95_mem;
output reg [11:0] cnt_96_mem;
output reg [11:0] cnt_97_mem;
output reg [11:0] cnt_98_mem;
output reg [11:0] cnt_99_mem;
output reg [11:0] cnt_100_mem;
output reg [11:0] cnt_101_mem;
output reg [11:0] cnt_102_mem;
output reg [11:0] cnt_103_mem;
output reg [11:0] cnt_104_mem;
output reg [11:0] cnt_105_mem;
output reg [11:0] cnt_106_mem;
output reg [11:0] cnt_107_mem;
output reg [11:0] cnt_108_mem;
output reg [11:0] cnt_109_mem;
output reg [11:0] cnt_110_mem;
output reg [11:0] cnt_111_mem;
output reg [11:0] cnt_112_mem;
output reg [11:0] cnt_113_mem;
output reg [11:0] cnt_114_mem;
output reg [11:0] cnt_115_mem;
output reg [11:0] cnt_116_mem;
output reg [11:0] cnt_117_mem;
output reg [11:0] cnt_118_mem;
output reg [11:0] cnt_119_mem;
output reg [11:0] cnt_120_mem;
output reg [11:0] cnt_121_mem;
output reg [11:0] cnt_122_mem;
output reg [11:0] cnt_123_mem;
output reg [11:0] cnt_124_mem;
output reg [11:0] cnt_125_mem;

/// calculation

reg [9:0] number_counter;

//assign number_counter=data_in_coarse*25-data_in;

// the rise signal for the cnt_en
reg q1, q2;
wire en_apd_rise;

always@(posedge clk)  
    q1 <= code_cnt_en;

always@(posedge clk)  
    q2 <= q1;

assign  q3 = !q2;
assign  en_apd_rise = q1 && q3;

/**   / FSM for the 40 cnt counter
reg [3:0] state;

parameter idle = 4'd0;
parameter wait_signal = 4'd1;
parameter received_rise = 4'd2;
parameter cnt_next = 4'd3;

*/   ////////////
always@(posedge clk or negedge rst)
begin
if(!rst)
begin
cnt<=0;
data_out_en<=0;
number_counter <= 0;
cnt_1_mem<=0;
cnt_2_mem<=0;
cnt_3_mem<=0;
cnt_4_mem<=0;
cnt_5_mem<=0;
cnt_6_mem<=0;
cnt_7_mem<=0;
cnt_8_mem<=0;
cnt_9_mem<=0;
cnt_10_mem<=0;
cnt_11_mem<=0;
cnt_12_mem<=0;
cnt_13_mem<=0;
cnt_14_mem<=0;
cnt_15_mem<=0;
cnt_16_mem<=0;
cnt_17_mem<=0;
cnt_18_mem<=0;
cnt_19_mem<=0;
cnt_20_mem<=0;
cnt_21_mem<=0;
cnt_22_mem<=0;
cnt_23_mem<=0;
cnt_24_mem<=0;
cnt_25_mem<=0;
cnt_26_mem<=0;
cnt_27_mem<=0;
cnt_28_mem<=0;
cnt_29_mem<=0;
cnt_30_mem<=0;
cnt_31_mem<=0;
cnt_32_mem<=0;
cnt_33_mem<=0;
cnt_34_mem<=0;
cnt_35_mem<=0;
cnt_36_mem<=0;
cnt_37_mem<=0;
cnt_38_mem<=0;
cnt_39_mem<=0;
cnt_40_mem<=0;
cnt_41_mem<=0;
cnt_42_mem<=0;
cnt_43_mem<=0;
cnt_44_mem<=0;
cnt_45_mem<=0;
cnt_46_mem<=0;
cnt_47_mem<=0;
cnt_48_mem<=0;
cnt_49_mem<=0;
cnt_50_mem<=0;
cnt_51_mem<=0;
cnt_52_mem<=0;
cnt_53_mem<=0;
cnt_54_mem<=0;
cnt_55_mem<=0;
cnt_56_mem<=0;
cnt_57_mem<=0;
cnt_58_mem<=0;
cnt_59_mem<=0;
cnt_60_mem<=0;
cnt_61_mem<=0;
cnt_62_mem<=0;
cnt_63_mem<=0;
cnt_64_mem<=0;
cnt_65_mem<=0;
cnt_66_mem<=0;
cnt_67_mem<=0;
cnt_68_mem<=0;
cnt_69_mem<=0;
cnt_70_mem<=0;
cnt_71_mem<=0;
cnt_72_mem<=0;
cnt_73_mem<=0;
cnt_74_mem<=0;
cnt_75_mem<=0;
cnt_76_mem<=0;
cnt_77_mem<=0;
cnt_78_mem<=0;
cnt_79_mem<=0;
cnt_80_mem<=0;
cnt_81_mem<=0;
cnt_82_mem<=0;
cnt_83_mem<=0;
cnt_84_mem<=0;
cnt_85_mem<=0;
cnt_86_mem<=0;
cnt_87_mem<=0;
cnt_88_mem<=0;
cnt_89_mem<=0;
cnt_90_mem<=0;
cnt_91_mem<=0;
cnt_92_mem<=0;
cnt_93_mem<=0;
cnt_94_mem<=0;
cnt_95_mem<=0;
cnt_96_mem<=0;
cnt_97_mem<=0;
cnt_98_mem<=0;
cnt_99_mem<=0;
cnt_100_mem<=0;
cnt_101_mem<=0;
cnt_102_mem<=0;
cnt_103_mem<=0;
cnt_104_mem<=0;
cnt_105_mem<=0;
cnt_106_mem<=0;
cnt_107_mem<=0;
cnt_108_mem<=0;
cnt_109_mem<=0;
cnt_110_mem<=0;
cnt_111_mem<=0;
cnt_112_mem<=0;
cnt_113_mem<=0;
cnt_114_mem<=0;
cnt_115_mem<=0;
cnt_116_mem<=0;
cnt_117_mem<=0;
cnt_118_mem<=0;
cnt_119_mem<=0;
cnt_120_mem<=0;
cnt_121_mem<=0;
cnt_122_mem<=0;
cnt_123_mem<=0;
cnt_124_mem<=0;
cnt_125_mem<=0;
cnt_1<=0;
cnt_2<=0;
cnt_3<=0;
cnt_4<=0;
cnt_5<=0;
cnt_6<=0;
cnt_7<=0;
cnt_8<=0;
cnt_9<=0;
cnt_10<=0;
cnt_11<=0;
cnt_12<=0;
cnt_13<=0;
cnt_14<=0;
cnt_15<=0;
cnt_16<=0;
cnt_17<=0;
cnt_18<=0;
cnt_19<=0;
cnt_20<=0;
cnt_21<=0;
cnt_22<=0;
cnt_23<=0;
cnt_24<=0;
cnt_25<=0;
cnt_26<=0;
cnt_27<=0;
cnt_28<=0;
cnt_29<=0;
cnt_30<=0;
cnt_31<=0;
cnt_32<=0;
cnt_33<=0;
cnt_34<=0;
cnt_35<=0;
cnt_36<=0;
cnt_37<=0;
cnt_38<=0;
cnt_39<=0;
cnt_40<=0;
cnt_41<=0;
cnt_42<=0;
cnt_43<=0;
cnt_44<=0;
cnt_45<=0;
cnt_46<=0;
cnt_47<=0;
cnt_48<=0;
cnt_49<=0;
cnt_50<=0;
cnt_51<=0;
cnt_52<=0;
cnt_53<=0;
cnt_54<=0;
cnt_55<=0;
cnt_56<=0;
cnt_57<=0;
cnt_58<=0;
cnt_59<=0;
cnt_60<=0;
cnt_61<=0;
cnt_62<=0;
cnt_63<=0;
cnt_64<=0;
cnt_65<=0;
cnt_66<=0;
cnt_67<=0;
cnt_68<=0;
cnt_69<=0;
cnt_70<=0;
cnt_71<=0;
cnt_72<=0;
cnt_73<=0;
cnt_74<=0;
cnt_75<=0;
cnt_76<=0;
cnt_77<=0;
cnt_78<=0;
cnt_79<=0;
cnt_80<=0;
cnt_81<=0;
cnt_82<=0;
cnt_83<=0;
cnt_84<=0;
cnt_85<=0;
cnt_86<=0;
cnt_87<=0;
cnt_88<=0;
cnt_89<=0;
cnt_90<=0;
cnt_91<=0;
cnt_92<=0;
cnt_93<=0;
cnt_94<=0;
cnt_95<=0;
cnt_96<=0;
cnt_97<=0;
cnt_98<=0;
cnt_99<=0;
cnt_100<=0;
cnt_101<=0;
cnt_102<=0;
cnt_103<=0;
cnt_104<=0;
cnt_105<=0;
cnt_106<=0;
cnt_107<=0;
cnt_108<=0;
cnt_109<=0;
cnt_110<=0;
cnt_111<=0;
cnt_112<=0;
cnt_113<=0;
cnt_114<=0;
cnt_115<=0;
cnt_116<=0;
cnt_117<=0;
cnt_118<=0;
cnt_119<=0;
cnt_120<=0;
cnt_121<=0;
cnt_122<=0;
cnt_123<=0;
cnt_124<=0;
cnt_125<=0;

end

else if (cnt==200000000) ///// 1s

begin

  cnt<=0;
  data_out_en<=1;
  number_counter <= 0;

  cnt_1_mem<=cnt_1;
  cnt_2_mem<=cnt_2;
  cnt_3_mem<=cnt_3;
  cnt_4_mem<=cnt_4;
  cnt_5_mem<=cnt_5;
cnt_6_mem<=cnt_6;
cnt_7_mem<=cnt_7;
cnt_8_mem<=cnt_8;
cnt_9_mem<=cnt_9;
cnt_10_mem<=cnt_10;
cnt_11_mem<=cnt_11;
cnt_12_mem<=cnt_12;
cnt_13_mem<=cnt_13;
cnt_14_mem<=cnt_14;
cnt_15_mem<=cnt_15;
cnt_16_mem<=cnt_16;
cnt_17_mem<=cnt_17;
cnt_18_mem<=cnt_18;
cnt_19_mem<=cnt_19;
cnt_20_mem<=cnt_20;
cnt_21_mem<=cnt_21;
cnt_22_mem<=cnt_22;
cnt_23_mem<=cnt_23;
cnt_24_mem<=cnt_24;
cnt_25_mem<=cnt_25;
cnt_26_mem<=cnt_26;
cnt_27_mem<=cnt_27;
cnt_28_mem<=cnt_28;
cnt_29_mem <= cnt_29;
cnt_30_mem <= cnt_30;
cnt_31_mem <= cnt_31;
cnt_32_mem <= cnt_32;
cnt_33_mem <= cnt_33;
cnt_34_mem <= cnt_34;
cnt_35_mem <= cnt_35;
cnt_36_mem <= cnt_36;
cnt_37_mem <= cnt_37;
cnt_38_mem <= cnt_38;
cnt_39_mem <= cnt_39;
cnt_40_mem <= cnt_40;
cnt_41_mem <= cnt_41;
cnt_42_mem <= cnt_42;
cnt_43_mem <= cnt_43;
cnt_44_mem <= cnt_44;
cnt_45_mem <= cnt_45;
cnt_46_mem <= cnt_46;
cnt_47_mem <= cnt_47;
cnt_48_mem <= cnt_48;
cnt_49_mem <= cnt_49;
cnt_50_mem <= cnt_50;
cnt_51_mem <= cnt_51;
cnt_52_mem<=cnt_52;
cnt_53_mem<=cnt_53;
cnt_54_mem<=cnt_54;
cnt_55_mem<=cnt_55;
cnt_56_mem<=cnt_56;
cnt_57_mem<=cnt_57;
cnt_58_mem<=cnt_58;
cnt_59_mem<=cnt_59;
cnt_60_mem<=cnt_60;
cnt_61_mem<=cnt_61;
cnt_62_mem<=cnt_62;
cnt_63_mem<=cnt_63;
cnt_64_mem<=cnt_64;
cnt_65_mem<=cnt_65;
cnt_66_mem<=cnt_66;
cnt_67_mem<=cnt_67;
cnt_68_mem<=cnt_68;
cnt_69_mem<=cnt_69;
cnt_70_mem<=cnt_70;
cnt_71_mem<=cnt_71;
cnt_72_mem<=cnt_72;
cnt_73_mem<=cnt_73;
cnt_74_mem<=cnt_74;
cnt_75_mem<=cnt_75;
cnt_76_mem<=cnt_76;
cnt_77_mem<=cnt_77;
cnt_78_mem<=cnt_78;
cnt_79_mem<=cnt_79;
cnt_80_mem<=cnt_80;
cnt_81_mem<=cnt_81;
cnt_82_mem<=cnt_82;
cnt_83_mem<=cnt_83;
cnt_84_mem<=cnt_84;
cnt_85_mem<=cnt_85;
cnt_86_mem<=cnt_86;
cnt_87_mem<=cnt_87;
cnt_88_mem<=cnt_88;
cnt_89_mem<=cnt_89;
cnt_90_mem<=cnt_90;
cnt_91_mem<=cnt_91;
cnt_92_mem<=cnt_92;
cnt_93_mem<=cnt_93;
cnt_94_mem<=cnt_94;
cnt_95_mem<=cnt_95;
cnt_96_mem<=cnt_96;
cnt_97_mem<=cnt_97;
cnt_98_mem<=cnt_98;
cnt_99_mem<=cnt_99;
cnt_100_mem<=cnt_100;
cnt_101_mem<=cnt_101;
cnt_102_mem<=cnt_102;
cnt_103_mem<=cnt_103;
cnt_104_mem<=cnt_104;
cnt_105_mem<=cnt_105;
cnt_106_mem<=cnt_106;
cnt_107_mem<=cnt_107;
cnt_108_mem<=cnt_108;
cnt_109_mem<=cnt_109;
cnt_110_mem<=cnt_110;
cnt_111_mem<=cnt_111;
cnt_112_mem<=cnt_112;
cnt_113_mem<=cnt_113;
cnt_114_mem<=cnt_114;
cnt_115_mem<=cnt_115;
cnt_116_mem<=cnt_116;
cnt_117_mem<=cnt_117;
cnt_118_mem<=cnt_118;
cnt_119_mem<=cnt_119;
cnt_120_mem<=cnt_120;
cnt_121_mem<=cnt_121;
cnt_122_mem<=cnt_122;
cnt_123_mem<=cnt_123;
cnt_124_mem<=cnt_124;
cnt_125_mem<=cnt_125;
cnt_1<=0;
cnt_2<=0;
cnt_3<=0;
cnt_4<=0;
cnt_5<=0;
cnt_6<=0;
cnt_7<=0;
cnt_8<=0;
cnt_9<=0;
cnt_10<=0;
cnt_11<=0;
cnt_12<=0;
cnt_13<=0;
cnt_14<=0;
cnt_15<=0;
cnt_16<=0;
cnt_17<=0;
cnt_18<=0;
cnt_19<=0;
cnt_20<=0;
cnt_21<=0;
cnt_22<=0;
cnt_23<=0;
cnt_24<=0;
cnt_25<=0;
cnt_26<=0;
cnt_27<=0;
cnt_28<=0;
cnt_29<=0;
cnt_30<=0;
cnt_31<=0;
cnt_32<=0;
cnt_33<=0;
cnt_34<=0;
cnt_35<=0;
cnt_36<=0;
cnt_37<=0;
cnt_38<=0;
cnt_39<=0;
cnt_40<=0;
cnt_41<=0;
cnt_42<=0;
cnt_43<=0;
cnt_44<=0;
cnt_45<=0;
cnt_46<=0;
cnt_47<=0;
cnt_48<=0;
cnt_49<=0;
cnt_50<=0;
cnt_51<=0;
cnt_52<=0;
cnt_53<=0;
cnt_54<=0;
cnt_55<=0;
cnt_56<=0;
cnt_57<=0;
cnt_58<=0;
cnt_59<=0;
cnt_60<=0;
cnt_61<=0;
cnt_62<=0;
cnt_63<=0;
cnt_64<=0;
cnt_65<=0;
cnt_66<=0;
cnt_67<=0;
cnt_68<=0;
cnt_69<=0;
cnt_70<=0;
cnt_71<=0;
cnt_72<=0;
cnt_73<=0;
cnt_74<=0;
cnt_75<=0;
cnt_76<=0;
cnt_77<=0;
cnt_78<=0;
cnt_79<=0;
cnt_80<=0;
cnt_81<=0;
cnt_82<=0;
cnt_83<=0;
cnt_84<=0;
cnt_85<=0;
cnt_86<=0;
cnt_87<=0;
cnt_88<=0;
cnt_89<=0;
cnt_90<=0;
cnt_91<=0;
cnt_92<=0;
cnt_93<=0;
cnt_94<=0;
cnt_95<=0;
cnt_96<=0;
cnt_97<=0;
cnt_98<=0;
cnt_99<=0;
cnt_100<=0;
cnt_101<=0;
cnt_102<=0;
cnt_103<=0;
cnt_104<=0;
cnt_105<=0;
cnt_106<=0;
cnt_107<=0;
cnt_108<=0;
cnt_109<=0;
cnt_110<=0;
cnt_111<=0;
cnt_112<=0;
cnt_113<=0;
cnt_114<=0;
cnt_115<=0;
cnt_116<=0;
cnt_117<=0;
cnt_118<=0;
cnt_119<=0;
cnt_120<=0;
cnt_121<=0;
cnt_122<=0;
cnt_123<=0;
cnt_124<=0;
cnt_125<=0;

end

else if(en_apd_rise && cnt_en)
begin

cnt<=cnt+1; /// cnt for the inside counter 1s
data_out_en<=0;

number_counter <= data_in_coarse*25-data_in;

case(number_counter)

//////////0ns~20ns, 40 steps

1:
   cnt_1<=cnt_1+1;

2:
   cnt_2<=cnt_2+1;

3:
   cnt_3<=cnt_3+1;

4:
   cnt_4<=cnt_4+1;

5:
   cnt_5<=cnt_5+1;

6:
   cnt_6<=cnt_6+1;

7:
   cnt_7<=cnt_7+1;

8:
   cnt_8<=cnt_8+1;

9:
   cnt_9<=cnt_9+1;

10:
cnt_10<=cnt_10+1;

11:  //12
cnt_11<=cnt_11+1;

12:  //13
cnt_12<=cnt_12+1;

13:  //14
cnt_13<=cnt_13+1;

14:  //15
cnt_14<=cnt_14+1;

15:  //16
cnt_15<=cnt_15+1;

16:  //17
cnt_16<=cnt_16+1;

17:  //18
cnt_17<=cnt_17+1;

18:  //19
cnt_18<=cnt_18+1;

19:  //20
cnt_19<=cnt_19+1;

20:  //21
cnt_20<=cnt_20+1;

21:  //22
cnt_21<=cnt_21+1;
22: //23
cnt_22<=cnt_22+1;
23: //24
cnt_23<=cnt_23+1;
24: //25
cnt_24<=cnt_24+1;
25: //26
cnt_25<=cnt_25+1;
26: //27
cnt_26<=cnt_26+1;
27: //28
cnt_27<=cnt_27+1;
28: //29
cnt_28<=cnt_28+1;
29: //30
cnt_29<=cnt_29+1;
30: //31
cnt_30<=cnt_30+1;
31: //32
cnt_31<=cnt_31+1;
32: //33
cnt_32<=cnt_32+1;
33:  //34
    cnt_33<=cnt_33+1;
34:  //35
    cnt_34<=cnt_34+1;
35:  //36
    cnt_35<=cnt_35+1;
36:  //37
    cnt_36<=cnt_36+1;
37:  //38
    cnt_37<=cnt_37+1;
38:  //39
    cnt_38<=cnt_38+1;
39:  //40
    cnt_39<=cnt_39+1;
40:  //40
    cnt_40<=cnt_40+1;
41:  //1
    cnt_41<=cnt_41+1;
42:  //2
    cnt_42<=cnt_42+1;
43:  //3
    cnt_43<=cnt_43+1;
44:  //4
cnt_44<=cnt_44+1;

45: //5
cnt_45<=cnt_45+1;

46: //6
cnt_46<=cnt_46+1;

47: //7
cnt_47<=cnt_47+1;

48: //8
cnt_48<=cnt_48+1;

49: //9
cnt_49<=cnt_49+1;

50: //0
cnt_50<=cnt_50+1;

51: //1
cnt_51<=cnt_51+1;

52: //2
cnt_52<=cnt_52+1;

53: //3
cnt_53<=cnt_53+1;

54: //4
cnt_54<=cnt_54+1;

55: //5
cnt_55<=cnt_55+1;
56:  //6
cnt_56<=cnt_56+1;
57:  //7
cnt_57<=cnt_57+1;
58:  //8
cnt_58<=cnt_58+1;
59:  //9
cnt_59<=cnt_59+1;
60:  //0
cnt_60<=cnt_60+1;
61:  //1
cnt_61<=cnt_61+1;
62:  //2
cnt_62<=cnt_62+1;
63:  //3
cnt_63<=cnt_63+1;
64:  //4
cnt_64<=cnt_64+1;
65:  //5
cnt_65<=cnt_65+1;
66:  //6
cnt_66<=cnt_66+1;
67:  //7
cnt_67<=cnt_67+1;
68:       //8
cnt_68<=cnt_68+1;
69:       //9
cnt_69<=cnt_69+1;
70:       //0
cnt_70<=cnt_70+1;
71:       //1
cnt_71<=cnt_71+1;
72:       //2
cnt_72<=cnt_72+1;
73:       //3
cnt_73<=cnt_73+1;
74:       //4
cnt_74<=cnt_74+1;
75:       //5
cnt_75<=cnt_75+1;
76:       //6
cnt_76<=cnt_76+1;
77:       //7
cnt_77<=cnt_77+1;
78:       //8
cnt_78<=cnt_78+1;
cnt_79 <= cnt_79+1;

//9

cnt_80 <= cnt_80+1;

//0

cnt_81 <= cnt_81+1;

//1

cnt_82 <= cnt_82+1;

//2

cnt_83 <= cnt_83+1;

//3

cnt_84 <= cnt_84+1;

//4

cnt_85 <= cnt_85+1;

//5

cnt_86 <= cnt_86+1;

//6

cnt_87 <= cnt_87+1;

//7

cnt_88 <= cnt_88+1;

//8

cnt_89 <= cnt_89+1;

//9

cnt_90 <= cnt_90+1;

//0
cnt_90<=cnt_90+1;
91:  //1
cnt_91<=cnt_91+1;
92:  //2
cnt_92<=cnt_92+1;
93:  //3
cnt_93<=cnt_93+1;
94:  //4
cnt_94<=cnt_94+1;
95:  //5
cnt_95<=cnt_95+1;
96:  //6
cnt_96<=cnt_96+1;
97:  //7
cnt_97<=cnt_97+1;
98:  //8
cnt_98<=cnt_98+1;
99:  //9
cnt_99<=cnt_99+1;
100: //0
cnt_100<=cnt_100+1;
101: //1
cnt_101<=cnt_101+1;
102: \[\text{cnt}_{102} = \text{cnt}_{102} + 1;\]  
103: \[\text{cnt}_{103} = \text{cnt}_{103} + 1;\]  
104: \[\text{cnt}_{104} = \text{cnt}_{104} + 1;\]  
105: \[\text{cnt}_{105} = \text{cnt}_{105} + 1;\]  
106: \[\text{cnt}_{106} = \text{cnt}_{106} + 1;\]  
107: \[\text{cnt}_{107} = \text{cnt}_{107} + 1;\]  
108: \[\text{cnt}_{108} = \text{cnt}_{108} + 1;\]  
109: \[\text{cnt}_{109} = \text{cnt}_{109} + 1;\]  
110: \[\text{cnt}_{110} = \text{cnt}_{110} + 1;\]  
111: \[\text{cnt}_{111} = \text{cnt}_{111} + 1;\]  
112: \[\text{cnt}_{112} = \text{cnt}_{112} + 1;\]  
113: \[\text{cnt}_{113} = \text{cnt}_{113} + 1;\]
cnt_113 <= cnt_113 + 1;
114: //4

cnt_114 <= cnt_114 + 1;
115: //5

cnt_115 <= cnt_115 + 1;
116: //6

cnt_116 <= cnt_116 + 1;
117: //7

cnt_117 <= cnt_117 + 1;
118: //8

cnt_118 <= cnt_118 + 1;
119: //9

cnt_119 <= cnt_119 + 1;
120: //0

cnt_120 <= cnt_120 + 1;
121: //1

cnt_121 <= cnt_121 + 1;
122: //2

cnt_122 <= cnt_122 + 1;
123: //3

cnt_123 <= cnt_123 + 1;
124: //4

cnt_124 <= cnt_124 + 1;
1.4 Fine counter

module delay_cell_2(
    data_in,
    clk,
    Q0,
    Q1,
    Q2,
    Q3,
    Q4,
    Q5,
    Q6,
    Q7,
    Q8,
    Q9,
    Q10,
    cnt_125<=cnt_125+1;
endcase
end
endmodule
Q34,
Q35,
Q36,
Q37,
Q38,
Q39
);

input data_in;
input clk;
output Q0;
output Q1;
output Q2;
output Q3;
output Q4;
output Q5;
output Q6;
output Q7;
output Q8;
output Q9;
output Q10;
output Q11;
output

output

output

output

output

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

wire

SYNTHESIZED_WIRE_79;

SYNTHESIZED_WIRE_80;

SYNTHESIZED_WIRE_81;

SYNTHESIZED_WIRE_82;

SYNTHESIZED_WIRE_83;

SYNTHESIZED_WIRE_84;

SYNTHESIZED_WIRE_85;

SYNTHESIZED_WIRE_7;

SYNTHESIZED_WIRE_86;

SYNTHESIZED_WIRE_87;

SYNTHESIZED_WIRE_88;

SYNTHESIZED_WIRE_89;

SYNTHESIZED_WIRE_90;

SYNTHESIZED_WIRE_91;

SYNTHESIZED_WIRE_92;

SYNTHESIZED_WIRE_93;

SYNTHESIZED_WIRE_94;
wire SYNTHESIZED_WIRE_95;
wire SYNTHESIZED_WIRE_96;
wire SYNTHESIZED_WIRE_97;
wire SYNTHESIZED_WIRE_98;
wire SYNTHESIZED_WIRE_99;
wire SYNTHESIZED_WIRE_100;
wire SYNTHESIZED_WIRE_101;
wire SYNTHESIZED_WIRE_102;
wire SYNTHESIZED_WIRE_103;
wire SYNTHESIZED_WIRE_104;
wire SYNTHESIZED_WIRE_105;
wire SYNTHESIZED_WIRE_106;
wire SYNTHESIZED_WIRE_107;
wire SYNTHESIZED_WIRE_108;
wire SYNTHESIZED_WIRE_109;
wire SYNTHESIZED_WIRE_110;
wire SYNTHESIZED_WIRE_111;
wire SYNTHESIZED_WIRE_112;
wire SYNTHESIZED_WIRE_113;
wire SYNTHESIZED_WIRE_114;
wire SYNTHESIZED_WIRE_115;
wire SYNTHESIZED_WIRE_116;
wire SYNTHESIZED_WIRE_117;
delay_t1  
  b2v_inst(
    .data_in(data_in),
    .data_out(SYNTHESIZED_WIRE_83));

delay_t1  
  b2v_inst10(
    .data_in(SYNTHESIZED_WIRE_79),
    .data_out(SYNTHESIZED_WIRE_93));

dff_cell  
  b2v_inst101(
    .data(SYNTHESIZED_WIRE_80),
    .clock(clk),
    .q(Q34));

dff_cell  
  b2v_inst104(
    .data(SYNTHESIZED_WIRE_81),
.clock(clk),
.q(Q35));

dff_cell
  b2v_inst107(
    .data(SYNTHESIZED_WIRE_82),
    .clock(clk),
    .q(Q36));

dff_cell
  b2v_inst11(
    .data(SYNTHESIZED_WIRE_83),
    .clock(clk),
    .q(Q0));

dff_cell
  b2v_inst110(
    .data(SYNTHESIZED_WIRE_84),
    .clock(clk),
    .q(Q37));

dff_cell
  b2v_inst113(
.data(SYNTHESIZED_WIRE_85),
.clock(clk),
.q(Q38));

dff_cell b2v_inst116(
   .data(SYNTHESIZED_WIRE_7),
   .clock(clk),
   .q(Q39));

dff_cell b2v_inst12(
   .data(SYNTHESIZED_WIRE_86),
   .clock(clk),
   .q(Q1));

dff_cell b2v_inst13(
   .data(SYNTHESIZED_WIRE_87),
   .clock(clk),
   .q(Q2));
dff_cell b2v_inst14(
  .data(SYNTHESIZED_WIRE_88),
  .clock(clk),
  .q(Q3));

dff_cell b2v_inst15(
  .data(SYNTHESIZED_WIRE_89),
  .clock(clk),
  .q(Q4));

dff_cell b2v_inst16(
  .data(SYNTHESIZED_WIRE_90),
  .clock(clk),
  .q(Q5));

dff_cell b2v_inst17(
  .data(SYNTHESIZED_WIRE_91),
  .clock(clk),
  .q(Q6));
dff_cell

.b2v_inst18(
  .data(SYNTHESIZED_WIRE_92),
  .clock(clk),
  .q(Q7));

delay_t1

.b2v_inst19(
  .data_in(SYNTHESIZED_WIRE_93),
  .data_out(SYNTHESIZED_WIRE_94));

delay_t1

.b2v_inst2(
  .data_in(SYNTHESIZED_WIRE_83),
  .data_out(SYNTHESIZED_WIRE_86));

delay_t1

.b2v_inst20(
  .data_in(SYNTHESIZED_WIRE_94),
  .data_out(SYNTHESIZED_WIRE_95));

delay_t1

.b2v_inst21(
.data_in(SYNTHESIZED_WIRE_95),
.data_out(SYNTHESIZED_WIRE_96));

delay_t1  b2v_inst22(
  .data_in(SYNTHESIZED_WIRE_96),
  .data_out(SYNTHESIZED_WIRE_97));

delay_t1  b2v_inst23(
  .data_in(SYNTHESIZED_WIRE_97),
  .data_out(SYNTHESIZED_WIRE_98));

delay_t1  b2v_inst24(
  .data_in(SYNTHESIZED_WIRE_98),
  .data_out(SYNTHESIZED_WIRE_99));

dff_cell  b2v_inst25(
  .data(SYNTHESIZED_WIRE_79),
  .clock(clk),
  .q(Q8));
delay_t1 b2v_inst26(
    .data_in(SYNTHESIZED_WIRE_99),
    .data_out(SYNTHESIZED_WIRE_100));

delay_t1 b2v_inst27(
    .data_in(SYNTHESIZED_WIRE_100),
    .data_out(SYNTHESIZED_WIRE_101));

dff_cell b2v_inst28(
    .data(SYNTHESIZED_WIRE_93),
    .clock(clk),
    .q(Q9));

delay_t1 b2v_inst29(
    .data_in(SYNTHESIZED_WIRE_101),
    .data_out(SYNTHESIZED_WIRE_102));
delay_t1

    .data_in(SYNTHESIZED_WIRE_86),
    .data_out(SYNTHESIZED_WIRE_87));

delay_t1

    .data_in(SYNTHESIZED_WIRE_102),
    .data_out(SYNTHESIZED_WIRE_103));

dff_cell

    .data(SYNTHESIZED_WIRE_94),
    .clock(clk),
    .q(Q10));

delay_t1

    .data_in(SYNTHESIZED_WIRE_103),
    .data_out(SYNTHESIZED_WIRE_104));

dff_cell

    .data(SYNTHESIZED_WIRE_95),
.clock(clk),
.q(Q11));

delay_t1 b2v_inst35(
  .data_in(SYNTHESIZED_WIRE_104),
  .data_out(SYNTHESIZED_WIRE_105));

delay_t1 b2v_inst36(
  .data_in(SYNTHESIZED_WIRE_105),
  .data_out(SYNTHESIZED_WIRE_106));

dff_cell b2v_inst37(
  .data(SYNTHESIZED_WIRE_96),
  .clock(clk),
  .q(Q12));

delay_t1 b2v_inst38(
  .data_in(SYNTHESIZED_WIRE_106),
  .data_out(SYNTHESIZED_WIRE_107));
delay_t1

  .data_in(SYNTHESIZED_WIRE_107),

  .data_out(SYNTHESIZED_WIRE_108));


delay_t1

  .data_in(SYNTHESIZED_WIRE_87),

  .data_out(SYNTHESIZED_WIRE_88));

dff_cell

  .data(SYNTHESIZED_WIRE_97),

  .clock(clk),

  .q(Q13));

delay_t1

  .data_in(SYNTHESIZED_WIRE_108),

  .data_out(SYNTHESIZED_WIRE_109));

b2v_inst39(

b2v_inst4(

b2v_inst40(

b2v_inst41(}
delay_t1 b2v_inst42(
    .data_in(SYNTHESIZED_WIRE_109),
    .data_out(SYNTHESIZED_WIRE_110));

dff_cell b2v_inst43(
    .data(SYNTHETIZED_WIRE_98),
    .clock(clk),
    .q(Q14));

delay_t1 b2v_inst44(
    .data_in(SYNTHESIZED_WIRE_110),
    .data_out(SYNTHESIZED_WIRE_111));

delay_t1 b2v_inst45(
    .data_in(SYNTHESIZED_WIRE_111),
    .data_out(SYNTHESIZED_WIRE_112));

dff_cell b2v_inst46(
    .data(SYNTHESIZED_WIRE_99),
    .data_out(SYNTHESIZED_WIRE_113));
.clock(clk),
.q(Q15));

delay_t1 b2v_inst47(
  .data_in(SYNTHESIZED_WIRE_112),
  .data_out(SYNTHESIZED_WIRE_113));

dff_cell b2v_inst48(
  .data(SYNTHESIZED_WIRE_100),
  .clock(clk),
  .q(Q16));

delay_t1 b2v_inst49(
  .data_in(SYNTHESIZED_WIRE_113),
  .data_out(SYNTHESIZED_WIRE_114));

delay_t1 b2v_inst5(
  .data_in(SYNTHESIZED_WIRE_88),
  .data_out(SYNTHESIZED_WIRE_89));
dff_cell

    .data(SYNTHESESIZED_WIRE_101),
    .clock(clk),
    .q(Q17));

delay_t1

    .data_in(SYNTHESESIZED_WIRE_114),
    .data_out(SYNTHESESIZED_WIRE_115));

delay_t1

    .data_in(SYNTHESESIZED_WIRE_115),
    .data_out(SYNTHESESIZED_WIRE_116));

dff_cell

    .data(SYNTHESESIZED_WIRE_102),
    .clock(clk),
    .q(Q18));
delay_t1 b2v_inst54(
  .data_in(SYNTHESIZED_WIRE_116),
  .data_out(SYNTHESIZED_WIRE_117));

delay_t1 b2v_inst55(
  .data_in(SYNTHESIZED_WIRE_117),
  .data_out(SYNTHESIZED_WIRE_80));

dff_cell b2v_inst56(
  .data(SYNTHESIZED_WIRE_103),
  .clock(clk),
  .q(Q19));

delay_t1 b2v_inst57(
  .data_in(SYNTHESIZED_WIRE_80),
  .data_out(SYNTHESIZED_WIRE_81));

delay_t1 b2v_inst58(
.data_in(SYNTHESIZED_WIRE_81),
.data_out(SYNTHESIZED_WIRE_82));

dff_cell b2v_inst59(
  .data(SYNTHESIZED_WIRE_104),
  .clock(clk),
  .q(Q20));

delay_t1 b2v_inst6(
  .data_in(SYNTHESIZED_WIRE_89),
  .data_out(SYNTHESIZED_WIRE_90));

delay_t1 b2v_inst60(
  .data_in(SYNTHESIZED_WIRE_82),
  .data_out(SYNTHESIZED_WIRE_84));

delay_t1 b2v_inst61(
  .data_in(SYNTHESIZED_WIRE_84),
  .data_out(SYNTHESIZED_WIRE_85));
dff_cell

.b2v_inst62(
    .data(SYNTHESIZED_WIRE_105),
    .clock(clk),
    .q(Q21));

delay_t1

.b2v_inst63(
    .data_in(SYNTHESIZED_WIRE_85),
    .data_out(SYNTHESIZED_WIRE_7));

dff_cell

.b2v_inst65(
    .data(SYNTHESIZED_WIRE_106),
    .clock(clk),
    .q(Q22));

dff_cell

.b2v_inst68(
    .data(SYNTHESIZED_WIRE_107),
    .clock(clk),
    .q(Q23));
delay_t1

    .data_in(SYNTHESIZED_WIRE_90),
    .data_out(SYNTHESIZED_WIRE_91));

dff_cell

    .data(SYNTHESIZED_WIRE_108),
    .clock(clk),
    .q(Q24));

dff_cell

    .data(SYNTHESIZED_WIRE_109),
    .clock(clk),
    .q(Q25));

dff_cell

    .data(SYNTHESIZED_WIRE_110),
    .clock(clk),
    .q(Q26));
dff_cell
   .data(SYNTHESIZED_WIRE_111),
   .clock(clk),
   .q(Q27));

delay_t1
   .data_in(SYNTHESIZED_WIRE_91),
   .data_out(SYNTHESIZED_WIRE_92));

dff_cell
   .data(SYNTHESIZED_WIRE_112),
   .clock(clk),
   .q(Q28));

dff_cell
   .data(SYNTHESIZED_WIRE_113),
   .clock(clk),
   .q(Q29));
dff_cell b2v_inst87(
    .data(SYNTHESIZED_WIRE_114),
    .clock(clk),
    .q(Q30));

delay_t1 b2v_inst9(
    .data_in(SYNTHESIZED_WIRE_92),
    .data_out(SYNTHESIZED_WIRE_79));

dff_cell b2v_inst90(
    .data(SYNTHESIZED_WIRE_115),
    .clock(clk),
    .q(Q31));

dff_cell b2v_inst96(
    .data(SYNTHESIZED_WIRE_116),
    .clock(clk),
    .q(Q32));
dff_cell

.b2v_inst98(
.data(SYNTHESIZED_WIRE_117),
.clock(clk),
.q(Q33));

endmodule
2. Matlab Code

%% Real time data collection from FPGA through uart

%% Create the serial object

clear all;
s = serial('COM1','BaudRate', 115200,'DataBits',7);
fopen(s);

%% counting

test_time=10;    %seconds

time_resolution=5;  %ns

histogram_period=200;  %ns

accumulation_time=1;  %seconds

figure;

for j=1:test_time
    for i=1:(histogram_period/time_resolution)
        fprintf(s, '*IDN?');
        Count(i)= fscanf(s,'%u');
    end
    plot((1:(histogram_period/time_resolution))*5,Count,'rs');
    Count_sum(j) =sum(Count);
    %plot(j,Count_sum(j),'*');
    %hold on;
pause(accumulation_time);
end
hold off;

%%% plot total count at each accumulation_time in the whole test_time.
figure;
plot((1:(test_time/accumulation_time))*accumulation_time, Count_sum,‘-rs’);

%%% release port
fclose(s);
delete(s);
clear s;