Design For Test for OSU Standard Cell Library Used at GWU

Designers utilizing tools and workflows in place at The George Washington University may encountered several roadblocks, including the inability to create Design for Test (DFT) integrated circuits, inflexible pad-frames and a difficult to program logic analyzer, which records data into a proprietary output. This project demonstrated a low cost and quick time-to-market method for building and characterizing scan cells, allowing designers to easily build Design For Test (DFT) integrated circuits. A successful prototype scan cell has been manufactured and tested, utilizing a modular padframe obtained from the University of Utah. An approach to creating low-cost test harnesses has been demonstrated by converting Verilog test benches to the Arduino Wiring platform,. An algorithm and implementation for converting data captured from Agilent logic analyzers to the IEEE VCD format is presented. This work has important implications for future development of design flows, additional low-cost test harnesses and test-focused educational curriculum.

Author

• Gibb, William Blake

Language

• en

Keyword

• Scan Chain
• Test bench
• Standard Cell
• DFT
• Logic Analyzer
• VLSI

Date created

• 2014

Type of Work

• Master's Thesis

License

• All rights reserved

Rights statement

• In Copyright

GW Unit

• Computer Engineering

Degree

• M.S.

Advisor

• Zaghloul, Mona

Committee Member(s)

• Korman, Can E
• Ahmadi, Shahrokh

Persistent URL

•  https://scholarspace.library.gwu.edu/etd/8336h208t